US3105784A - Process of making semiconductors - Google Patents

Process of making semiconductors Download PDF

Info

Publication number
US3105784A
US3105784A US78176A US7817660A US3105784A US 3105784 A US3105784 A US 3105784A US 78176 A US78176 A US 78176A US 7817660 A US7817660 A US 7817660A US 3105784 A US3105784 A US 3105784A
Authority
US
United States
Prior art keywords
etching
cores
growth
single crystal
crystals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US78176A
Inventor
Topas Benjamin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Merck and Co Inc
Original Assignee
Merck and Co Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Merck and Co Inc filed Critical Merck and Co Inc
Priority to US78176A priority Critical patent/US3105784A/en
Application granted granted Critical
Publication of US3105784A publication Critical patent/US3105784A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23FNON-MECHANICAL REMOVAL OF METALLIC MATERIAL FROM SURFACE; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL; MULTI-STEP PROCESSES FOR SURFACE TREATMENT OF METALLIC MATERIAL INVOLVING AT LEAST ONE PROCESS PROVIDED FOR IN CLASS C23 AND AT LEAST ONE PROCESS COVERED BY SUBCLASS C21D OR C22F OR CLASS C25
    • C23F1/00Etching metallic material by chemical means

Definitions

  • the process of growth of semiconductor junction devices from the vapor phase involves first providing a single crystal substrate or core member of a suitable semiconductor material having a predetermined conductivity type and degree and thereafter depositing onto said substrate from the vapor phase a layer of single crystal semiconductor material, generally of opposite conductivity type and degree from that of said substrate material.
  • a layer of single crystal semiconductor material generally of opposite conductivity type and degree from that of said substrate material.
  • growth of said overlayer of semiconductor material assume the same single crystal structure as that of the substrate.
  • considerable experimentation has demonstrated that such preferred growth is dependent upon a number of parameters including the degree of crystalline perfection of the substrate crystal, the order of crystalline plane which is exposed to the vapor and, in some instances, the degree of orientation of the plane.
  • Still another critical parameter for oriented growth is the kind of etching pretreatment which is afforded the substrate or core material. While it is generally recognized that etched cores produce better oligo crystals than unetched cores, the proper technique of etching for vapor growth of oriented single crystals is largely unknown.
  • Still another object of the present invention is to provide a method of preparing improved single crystal semiconductor substrate members which are particularly adapted to receive single crystal growth thereon.
  • -A further object of this invention is to provide an etching technique for single crystal semiconductor materials used as substrates in a process of growth of semiconductor junction devices from the vapor phase which is particularly suitable for reception of oriented single crystal growth.
  • FIGURE illustrates in highly schematic form a suitable apparatus for carrying out the method of the present invention.
  • the method of the present invention involves a prescribed pretreatment of said single crystals prior to their being used in such a vapor growth process.
  • the substrate crystals are subjected to a series of conventional etching procedures, the crystal being protected from the exposure to the adverse effects of air at each stage in the etching procedure.
  • the apparatus includes a quartz tube 1 equipped with three stopcocks 2, 3 and 4.
  • Stopcock 2 3,165,784 Patented Oct. 1, 1963 serves as a means of introducing an etching solution 5 which performs a desired etching effect upon the single conductor material 6, such as silicon, having a desired crystalline orientation, is provided within the etching tube.
  • etching solution 5 which performs a desired etching effect upon the single conductor material 6, such as silicon, having a desired crystalline orientation
  • the 'cores are subjected to the action of a series of etching solutions, during which time the cores are preferably kept submerged in the solution.
  • the cores are rinsed with distilled water.
  • the liquid is displaced by a quantity of argon gas.
  • the cores are then dried under gentle heat afforded by the heating coils and al lowed to dry in the argon atmosphere.
  • the cores are first treated with isopropyl alcohol, heated for about five minutes and the alcohol displaced with distilled water and then with argon.
  • a concentrated nitric acid solution followed by an etching solution consisting of 3.7:1 mixture of concentrated nitric acid-hydrofluoric acid is then applied, whereupon the cores are etched in the latter solution for about one and one-half minutes.
  • the etching solution is displaced thereupon with an additional cc.
  • nitric acid nitric acid displaced by distilled water while ensuring that the cores are submerged and the cores are rinsed with portions of distilled water. Finally, the distilled water is displaced by argon and the cores are dried in the latter atmosphere.
  • the cores are ready to be transferred to a vapor growth reactor chamber.
  • core surfaces have been prepared in a proper manner, the cores will provide the proper nucleation site for growth of oriented single crystals. ly necessary, at this point, it is desirable that the cores be transferred to the reaction chamber under a slight positive flow of inert argon gas.
  • a particular advantage of the method of the present invention involving pretreatment of single crystal core material is that the desired single crystal growth may be achieved directly by growth from the vapor phase without further treatment of the crystals thus formed.
  • the use of single crystal substrates prepared as described herein completely eliminates the need, as in the past, for zone refining of the deposited crystals thus formed in order to produce well oriented single crystals.
  • etching technique for pretreating single crystal substrate bodies used in a vapor growth process of deposition of semiconductor junction devices wherein single crystal growth of a high degree of crystalline perfection is achieved.
  • the cores are subjected to the action of a series of etching solutions while they are protected from the atmosphere after each successive etching is applied. Thereafter the cores are stored in an inert atmosphere prior to use. In a preferred embodiment, the cores are transferred to the reaction chamber under such an inert atmosphere.
  • a method of etching a single crystal semiconductor body comprising submerging said body using an etching solution to a level wherein the body is submerged therein, successively displacing said etching solution with a series of other etching solutions thereby protecting the body from exposure to air while said solutions are being til 4 a I applied and finally displacing the solution with an inert gas.

Description

Oct. 1, 1963 B. ToPAs PROCESS OF MAKING SEMICONDUCTORS Filed Dec. 23, 1960 INVENTOR BENJAMIN TOPAS ATTORNEY United States Patent 3,105,784 PRGCESS OF MAKING SEMICONDUCTORS Benjamin Topas, Snnbury, Pa, assignor to Merck & (30., Inc, Railway, N.J., a corporation of N ew Jersey Filed Dec. 23, 1960, Ser. No. 78,176 1 Claim. (Cl. 156-17) This invention relates to single crystal growth from the vapor phase and, more particularly, it relates to the preparation of improved single crystal substrates for use in such a process.
The process of growth of semiconductor junction devices from the vapor phase, as it is generally recognized today, involves first providing a single crystal substrate or core member of a suitable semiconductor material having a predetermined conductivity type and degree and thereafter depositing onto said substrate from the vapor phase a layer of single crystal semiconductor material, generally of opposite conductivity type and degree from that of said substrate material. In such a process it is highly desirable that growth of said overlayer of semiconductor material assume the same single crystal structure as that of the substrate. However, considerable experimentation has demonstrated that such preferred growth is dependent upon a number of parameters including the degree of crystalline perfection of the substrate crystal, the order of crystalline plane which is exposed to the vapor and, in some instances, the degree of orientation of the plane. Still another critical parameter for oriented growth is the kind of etching pretreatment which is afforded the substrate or core material. While it is generally recognized that etched cores produce better oligo crystals than unetched cores, the proper technique of etching for vapor growth of oriented single crystals is largely unknown.
Accordingly, it is an object of the present invention to provide a method of growing single crystals of a high degree of crystalline perfection from the vapor phase.
Still another object of the present invention is to provide a method of preparing improved single crystal semiconductor substrate members which are particularly adapted to receive single crystal growth thereon.
-A further object of this invention is to provide an etching technique for single crystal semiconductor materials used as substrates in a process of growth of semiconductor junction devices from the vapor phase which is particularly suitable for reception of oriented single crystal growth.
The foregoing and other objects, features and advantages of the invention will be apparent from the following more particular description of preferred embodiments of the invention which will be made with reference to the following drawings.
The FIGURE illustrates in highly schematic form a suitable apparatus for carrying out the method of the present invention.
What has been discovered herein is a method of preparing single crystal semiconductor material used as substrates in the growth of semiconductor junction devices from the vapor phase. In particular, the method of the present invention involves a prescribed pretreatment of said single crystals prior to their being used in such a vapor growth process. Under the conditions described herein, the substrate crystals are subjected to a series of conventional etching procedures, the crystal being protected from the exposure to the adverse effects of air at each stage in the etching procedure.
Referring now to the figure, there is shown a suitable apparatus for carrying out the method of the present invention. The apparatus includes a quartz tube 1 equipped with three stopcocks 2, 3 and 4. Stopcock 2 3,165,784 Patented Oct. 1, 1963 serves as a means of introducing an etching solution 5 which performs a desired etching effect upon the single conductor material 6, such as silicon, having a desired crystalline orientation, is provided within the etching tube. One or more of such crystals may be placed within the tube. Thereafter, the 'cores are subjected to the action of a series of etching solutions, during which time the cores are preferably kept submerged in the solution. At the conclusion of the etching cycle, the cores are rinsed with distilled water. Finally the liquid is displaced by a quantity of argon gas. The cores are then dried under gentle heat afforded by the heating coils and al lowed to dry in the argon atmosphere.
The following will illustrate a specific preferred series of etching solutions, although it will be understood that others known in the art may be used as well. According to this preferred treatment, the cores are first treated with isopropyl alcohol, heated for about five minutes and the alcohol displaced with distilled water and then with argon. A concentrated nitric acid solution followed by an etching solution consisting of 3.7:1 mixture of concentrated nitric acid-hydrofluoric acid is then applied, whereupon the cores are etched in the latter solution for about one and one-half minutes. The etching solution is displaced thereupon with an additional cc. of nitric acid, nitric acid displaced by distilled water while ensuring that the cores are submerged and the cores are rinsed with portions of distilled water. Finally, the distilled water is displaced by argon and the cores are dried in the latter atmosphere.
At the conclusion of the etching cycle described above, the cores are ready to be transferred to a vapor growth reactor chamber. core surfaces have been prepared in a proper manner, the cores will provide the proper nucleation site for growth of oriented single crystals. ly necessary, at this point, it is desirable that the cores be transferred to the reaction chamber under a slight positive flow of inert argon gas.
A particular advantage of the method of the present invention involving pretreatment of single crystal core material is that the desired single crystal growth may be achieved directly by growth from the vapor phase without further treatment of the crystals thus formed. In particular, it is observed that the use of single crystal substrates prepared as described herein completely eliminates the need, as in the past, for zone refining of the deposited crystals thus formed in order to produce well oriented single crystals.
What has been described herein is an etching technique for pretreating single crystal substrate bodies used in a vapor growth process of deposition of semiconductor junction devices wherein single crystal growth of a high degree of crystalline perfection is achieved. In a suitable apparatus the cores are subjected to the action of a series of etching solutions while they are protected from the atmosphere after each successive etching is applied. Thereafter the cores are stored in an inert atmosphere prior to use. In a preferred embodiment, the cores are transferred to the reaction chamber under such an inert atmosphere.
While in this condition wherein the While not absolute While the invention has been particularly shown and described with reference to preferred embodiments thereof, it Will be understood bythose skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the invention.
What is claimed is:
A method of etching a single crystal semiconductor body comprising submerging said body using an etching solution to a level wherein the body is submerged therein, successively displacing said etching solution with a series of other etching solutions thereby protecting the body from exposure to air while said solutions are being til 4 a I applied and finally displacing the solution with an inert gas. a,
References Cited in the file of this patent UNITED STATES PATENTS
US78176A 1960-12-23 1960-12-23 Process of making semiconductors Expired - Lifetime US3105784A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US78176A US3105784A (en) 1960-12-23 1960-12-23 Process of making semiconductors

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US78176A US3105784A (en) 1960-12-23 1960-12-23 Process of making semiconductors

Publications (1)

Publication Number Publication Date
US3105784A true US3105784A (en) 1963-10-01

Family

ID=22142407

Family Applications (1)

Application Number Title Priority Date Filing Date
US78176A Expired - Lifetime US3105784A (en) 1960-12-23 1960-12-23 Process of making semiconductors

Country Status (1)

Country Link
US (1) US3105784A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3212939A (en) * 1961-12-06 1965-10-19 John L Davis Method of lowering the surface recombination velocity of indium antimonide crystals
US4287707A (en) * 1976-05-14 1981-09-08 Fmc Corporation Harvesters
US5076886A (en) * 1990-10-29 1991-12-31 Rockwell International Corporation Incremental tune etch apparatus and method

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2686212A (en) * 1953-08-03 1954-08-10 Gen Electric Electric heating apparatus
DE1029941B (en) * 1955-07-13 1958-05-14 Siemens Ag Process for the production of monocrystalline semiconductor layers
US2916362A (en) * 1954-04-16 1959-12-08 Nat Lead Co Purification of zirconium tetrachloride
US2930722A (en) * 1959-02-03 1960-03-29 Bell Telephone Labor Inc Method of treating silicon
US2979024A (en) * 1957-08-08 1961-04-11 Philips Corp Apparatus for fusing contacts onto semiconductive bodies
US2996800A (en) * 1956-11-28 1961-08-22 Texas Instruments Inc Method of making ohmic connections to silicon semiconductors

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2686212A (en) * 1953-08-03 1954-08-10 Gen Electric Electric heating apparatus
US2916362A (en) * 1954-04-16 1959-12-08 Nat Lead Co Purification of zirconium tetrachloride
DE1029941B (en) * 1955-07-13 1958-05-14 Siemens Ag Process for the production of monocrystalline semiconductor layers
US2996800A (en) * 1956-11-28 1961-08-22 Texas Instruments Inc Method of making ohmic connections to silicon semiconductors
US2979024A (en) * 1957-08-08 1961-04-11 Philips Corp Apparatus for fusing contacts onto semiconductive bodies
US2930722A (en) * 1959-02-03 1960-03-29 Bell Telephone Labor Inc Method of treating silicon

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3212939A (en) * 1961-12-06 1965-10-19 John L Davis Method of lowering the surface recombination velocity of indium antimonide crystals
US4287707A (en) * 1976-05-14 1981-09-08 Fmc Corporation Harvesters
US5076886A (en) * 1990-10-29 1991-12-31 Rockwell International Corporation Incremental tune etch apparatus and method

Similar Documents

Publication Publication Date Title
JPS5596641A (en) Method of fabricating silicon monocrystal wafer
US3142596A (en) Epitaxial deposition onto semiconductor wafers through an interaction between the wafers and the support material
JPS58130517A (en) Manufacture of single crystal thin film
US3105784A (en) Process of making semiconductors
US3533856A (en) Method for solution growth of gallium arsenide and gallium phosphide
US3657030A (en) Technique for masking silicon nitride during phosphoric acid etching
US3421936A (en) Silicon nitride coating on semiconductor and method
JPS5717125A (en) Manufacture of semiconductor device
JP3258847B2 (en) Method for manufacturing semiconductor device
US3592707A (en) Precision masking using silicon nitride and silicon oxide
JPS617622A (en) Manufacture of semiconductor device
JPS56114897A (en) Method for liquid-phase epitaxial growth
US3498853A (en) Method of forming semiconductor junctions,by etching,masking,and diffusion
US3846194A (en) Process for producing lightly doped p and n-type regions of silicon on an insulating substrate
JPS5752141A (en) Manufacture of semiconductor element
JPS60211847A (en) Forming method of insulating film
US5219797A (en) Method of treating a gallium arsenide surface and gallium arsenide surface so treated
JPH01226796A (en) Treatment of indium-phosphorus substrate
JPS5210681A (en) Method for treating surface of semiconductor substrate
JPS5591119A (en) Vapour growth method
JPH02296792A (en) Surface treatment of semiconductor
JPS5513930A (en) Manufacturing method for semiconductor device
JPH05152236A (en) Manufacture of semiconductor device
JPS59194438A (en) Method for forming mesa frustum of semiconductor device
JPS5837691B2 (en) Method for manufacturing compound semiconductor device