US20230420339A1 - Chip stacking and packaging structure - Google Patents

Chip stacking and packaging structure Download PDF

Info

Publication number
US20230420339A1
US20230420339A1 US18/340,881 US202318340881A US2023420339A1 US 20230420339 A1 US20230420339 A1 US 20230420339A1 US 202318340881 A US202318340881 A US 202318340881A US 2023420339 A1 US2023420339 A1 US 2023420339A1
Authority
US
United States
Prior art keywords
chip
heat dissipation
groove
cooling liquid
dissipation module
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US18/340,881
Other versions
US11876037B1 (en
Inventor
Chen-Nan Lai
Qingshui Liu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hosin Global Electronics Co Ltd
Original Assignee
Hosin Global Electronics Co Ltd
Hosin Global Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hosin Global Electronics Co Ltd, Hosin Global Electronics Co Ltd filed Critical Hosin Global Electronics Co Ltd
Assigned to HOSIN GLOBAL ELECTRONICS CO., LTD reassignment HOSIN GLOBAL ELECTRONICS CO., LTD ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LAI, CHEN-NAN, LIU, QINGSHUI
Publication of US20230420339A1 publication Critical patent/US20230420339A1/en
Application granted granted Critical
Publication of US11876037B1 publication Critical patent/US11876037B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/46Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements involving the transfer of heat by flowing fluids
    • H01L23/473Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements involving the transfer of heat by flowing fluids by flowing liquids
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367Cooling facilitated by shape of device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367Cooling facilitated by shape of device
    • H01L23/3672Foil-like cooling fins or heat sinks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367Cooling facilitated by shape of device
    • H01L23/3677Wire-like or pin-like cooling fins or heat sinks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481Internal lead connections, e.g. via connections, feedthrough structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/552Protection against radiation, e.g. light or electromagnetic waves
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/07Structure, shape, material or disposition of the bonding areas after the connecting process
    • H01L24/08Structure, shape, material or disposition of the bonding areas after the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657Stacked arrangements of devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/07Structure, shape, material or disposition of the bonding areas after the connecting process
    • H01L2224/08Structure, shape, material or disposition of the bonding areas after the connecting process of an individual bonding area
    • H01L2224/081Disposition
    • H01L2224/0812Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
    • H01L2224/08151Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/08221Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/08225Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/0823Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bonding area connecting to a pin of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06548Conductive via connections through the substrate, container, or encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06589Thermal management, e.g. cooling
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/04Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H01L23/053Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3025Electromagnetic shielding

Abstract

A chip stacking and packaging structure includes a substrate, a first chip stacked on the substrate, a heat dissipation module, and a second chip stacked on the heat dissipation module. First bonding pads and second bonding pads are arranged on the substrate. First welding pins are arranged on the first chip. The first welding pins one-to-one cover and are one-to-one electrically connected to the first bonding pads. The heat dissipation module includes a first groove, a cooling liquid cavity, a liquid inlet, a liquid outlet, and first conductive columns. The first chip is embedded in the first groove. A side wall and a bottom wall of the first groove extend into the cooling liquid cavity. Each of the first conductive columns is electrically connected with a corresponding second bonding pad. Each of second welding pins of the second chip is electrically connected to a corresponding first conductive column.

Description

    TECHNICAL FIELD
  • The present disclosure relates to a field of chip packaging, and in particular to a chip stacking and packaging structure.
  • BACKGROUND
  • With improvement and development of technology, integrated circuits continuously decrease in size and continuously improve in function. With improvement in the function of the integrated circuits, the number of transistors required for the integrated circuits increases, and the number of semiconductors (i.e. bare dies) packaged in a single chip increases. With an improvement of integration, an increase of power consumption, and a decrease of size, heat generated by the integrated circuits increases rapidly. In general, a failure ratio of electronic components increases exponentially with an increase of temperature. Generally, at a range of 70-80° C., a reliability of the electronic components decreases by 5% when a temperature of the electronic components increases by 1° C. Therefore, a heat dissipation problem of the electronic components becomes a major challenge in development and application of advanced electronic chip systems.
  • A micro-channel heat dissipation structure is a plate layer defining a micro channel with openings at two ends. In conventional heat dissipation methods, a micro-channel heat dissipation method is a heat dissipation technology with high efficiency. The micro-channel heat dissipation structure is attached to a surface of a chip. Cooling liquid flows in from an opening on a first end of the micro channel, and the cooling liquid absorbs heat generated by a device where the micro-channel heat dissipation structure is arranged and flows out from an opening on a second end of the micro channel, thereby achieving a purpose of heat dissipation of the device. The micro-channel heat dissipation method has advantages of high surface area/volume ratio, low thermal resistance, low flow, etc., and is therefore an effective heat dissipation method.
  • However, at present, a preparation process of the micro-channel heat dissipation structure applied to an interior of the chip is complex, and first through holes need to be prepared by a Through-Silicon Vias (TSV) process to form a micro channel spread between the bare dies. Further, the micro channel must be etched on a substrate under a condition that the substrate comprises a rewiring layer, so that process cost is increased, the preparation process is extremely tedious and complex, and miniaturization and industrial development of a packaging structure are not facilitated.
  • SUMMARY
  • A technical problem to be solved by the present disclosure is to provide a chip stacking packaging structure, so as to solve problems that the above-mentioned conventional heat dissipation methods cannot meet heat dissipation requirements of a three-dimensionally packaged electronic chip with a high degree of integration, and a micro-channel heat dissipation structure has a complicated preparation process and high cost.
  • In order to solve the above problems, the present disclosure provides the chip stacking and packaging structure. The chip stacking and packaging structure comprises a substrate, a first chip, a heat dissipation module, and a second chip. First bonding pads and second bonding pads are arranged on a first surface of the substrate.
  • The first chip is stacked on the first surface of the substrate. First welding pins are arranged on a first surface of the first chip. The first welding pins one-to-one cover the first bonding pads and are one-to-one electrically connected to the first bonding pads.
  • The heat dissipation module is staked on the first surface of the substrate. The heat dissipation module comprises a first groove, a cooling liquid cavity, a liquid inlet, a liquid outlet, and first conductive columns. The liquid inlet and the liquid outlet are respectively communicated with the cooling liquid cavity. The cooling liquid cavity is connected to an external cooling liquid circulation system through the liquid inlet and the liquid outlet. Each of the first conductive columns is spaced apart from the first groove. Each of the first conductive columns passes through the cooling liquid cavity. Each of the first conductive columns penetrates a first surface and a second surface of the heat dissipation module. A bottom end of each of the first conductive columns is electrically connected with a corresponding second bonding pad of the second bonding pads arranged on the first surface of the substrate. An opening of the first groove is located on the second surface of the heat dissipation module. The first chip is embedded in the first groove from the opening. A side wall and a bottom wall of the first groove extend into the cooling liquid cavity.
  • The second chip is stacked on the first surface of the heat dissipation module. Second welding pins are arranged on a first surface of the second chip. Each of the second welding pins of the second chip is electrically connected to a top end of a corresponding first conductive column of the first conductive columns.
  • In one optional embodiment, the heat dissipation module comprises a heat dissipation pad and a heat dissipation plate. The heat dissipation pad is concentric-square-shaped. The heat dissipation plate is flat-plate-shaped. A height of the heat dissipation pad is matched with a height of the first chip. The cooling liquid cavity is defined in the heat dissipation plate.
  • The heat dissipation pad is fixed on the first surface of the substrate and surrounds the first chip. An inner side wall of the heat dissipation pad forms the side wall of the first groove. The heat dissipation plate is fixed above the heat dissipation pad and the first chip. A surface of the heat dissipation plate forms the bottom wall of the first groove. Each of the first conductive columns passes through the heat dissipation pad and the heat dissipation plate.
  • In one optional embodiment, the heat dissipation module comprises first sleeves, each of the first sleeves is spaced apart from the first groove. Each of the first conductive columns is sleeved in a corresponding first sleeve of the first sleeves.
  • In one optional embodiment, sheet-shaped heat conducting plates respectively connected to the bottom wall of the first groove are arranged in the cooling liquid cavity. The sheet-shaped heat conducting plates are respectively perpendicular to the bottom wall of the first groove and distributed along a flow direction of cooling liquid in the cooling liquid cavity.
  • In one optional embodiment, heat conducting columns respectively connected to the bottom wall of the first groove are arranged in the cooling liquid cavity. The heat conducting columns are respectively perpendicular to the bottom wall of the first groove.
  • In one optional embodiment, the heat dissipation module comprises a main body portion and a cover plate. The main body portion comprises a bottom plate and four side plates. The first groove is located on the bottom plate. A first end of each of the four side plates is perpendicularly connected to a corresponding edge of four edges of the bottom plate. A second end of each of the four side plates is fixed to the cover plate. The bottom plate, the four side plates, and the cover plate enclose to define the cooling liquid cavity. A first end of each of the first sleeves is perpendicularly connected to the bottom plate. A second end of each of the first sleeves extends to the cover plate.
  • In one optional embodiment, flow guide partition plates are arranged in the cooling liquid cavity. The flow guide partition plates are respectively perpendicular to the first surface or the second surface of the heat dissipation module. The flow guide partition plates are distributed along a flow direction of cooling liquid in the cooling liquid cavity. The first conductive columns are respectively arranged in the flow guide partition plates.
  • In one optional embodiment, third bonding pads are arranged on the first surface of the substrate.
  • The heat dissipation module comprises second conductive columns and a second groove. An opening of the second groove is on the first surface of the heat dissipation module. An area of a cross section of the second groove is greater than an area of a cross section of the first groove. At least a portion of the second groove is arranged outside an orthographic projection of the first groove. Each of the second conductive columns passes through the cooling liquid cavity from a bottom wall of the second groove and is connected to the second surface of the heat dissipation module. The second conductive columns are spaced apart from the first groove. A bottom end of each of the second conductive columns is electrically connected with a corresponding third bonding pad of the third bonding pads arranged on the substrate.
  • The chip stacking and packaging structure further comprises a temperature sensing chip. The third welding pins are arranged on a surface of the temperature sensing chip. The temperature sensing chip is embedded in the second groove and is electrically connected to a top end of each of the second conductive columns through a corresponding third welding pins of the third welding pins.
  • In one optional embodiment, a second surface of the first chip defines an electromagnetic shielding layer.
  • In one optional embodiment, the chip stacking and packaging structure further comprises a packaging body. The substrate, the first chip, the second chip, and the heat dissipation module are integrally packaged to form a chip main body through the packaging body. The liquid inlet and the liquid outlet respectively extend out of the packaging body. Connecting heads are respectively arranged on a portion, extending out of the packaging body, of the liquid inlet and a portion, extending out of the packaging body, of the liquid outlet.
  • In the chip stacking packaging structure of the present disclosure, the first groove is embedded in the cooling liquid cavity of the heat dissipation module, and the first chip is cooled through the cooling liquid flowing through the cooling liquid cavity and the first groove, which ensure heat dissipation efficiency of the first chip while simplifying a process of the chip stacking packaging structure and reducing costs.
  • BRIEF DESCRIPTION OF DRAWINGS
  • FIG. 1 is a schematic diagram of a chip stacking packaging structure according to one embodiment of the present disclosure.
  • FIG. 2 is a schematic diagram of the chip stacking packaging structure according to another embodiment of the present disclosure.
  • FIG. 3 is a schematic diagram of a heat dissipation module of the chip stacking packaging structure according to one embodiment of the present disclosure.
  • FIG. 4 is a schematic diagram of a main body portion of the heat dissipation module of the chip stacking packaging structure according to one embodiment of the present disclosure.
  • FIG. 5 is a schematic diagram of the main body portion of the heat dissipation module of the chip stacking packaging structure according to another embodiment of the present disclosure.
  • FIG. 6 is a schematic diagram of the main body portion of the heat dissipation module of the chip stacking packaging structure according to another embodiment of the present disclosure.
  • FIG. 7 is a schematic diagram of the chip stacking packaging structure according to another embodiment of the present disclosure.
  • DETAILED DESCRIPTION
  • In order to make objectives, technical solutions, and advantages of the present disclosure clearer, the following further describes the present disclosure in detail with reference to accompanying drawings and embodiments. It should be understood that the specific embodiments described here are only used to explain the present disclosure, but not to limit the present disclosure.
  • As shown in FIG. 1 , FIG. 1 is a schematic diagram of a chip stacking packaging structure according to one embodiment of the present disclosure. The chip stacking packaging structure is configured to stack and package of chips.
  • In the embodiment, the chip stacking and packaging structure comprises a substrate 10, a first chip 20, a heat dissipation module 30, and a second chip 40. The substrate 10, the first chip 20, the second chip 40, and the heat dissipation module 30 are integrally packaged to form a chip main body through a packaging body 70 (e.g. packaging glue), so as to protect components in an interior of the chip main body and improve serve life of the chip main body. Both of the first chip 20 and the second chip 40 are unpackaged dies, and a size of the first chip 20 is less than a size of the second chip 40. The first chip 20 and the second chip 40 may be dies of different types or same type. Passive elements, such as resistors, capacitors, etc., may also be packaged in the package body 70. The passive elements may together form a circuit with the first chip 20 and the second chip 40 to implement corresponding functions. Of course, in practical applications, the first chip 20 may be separately packaged first then the first chip 20 is packaged with the chip stacking packaging structure. That is, the first chip 20 is a packaged product. Specifically, when the chip stacking and packaging structure of the embodiment is configured to store a packaged chip, the first chip 20 is a main control chip, and the second chip 40 is a storage medium (e.g. flash crystal grains, etc.).
  • In the embodiment, the substrate 10 is an adapter substrate configured to carry the first chip 20 and the passive elements, and mainly comprises a substrate body (specifically, a hard substrate body, a flexible thin film substrate body, a co-fired ceramic substrate body, etc.) and a conductive circuit (e.g., a copper foil having a thickness of 1.5-18 m) arranged on a surface of the substrate body or arranged inside the substrate body. First bonding pads and second bonding pads are arranged on a first surface (e.g., an upper surface) of the substrate 10. The first pads and the second pads are electrically connected to the conductive circuit.
  • The substrate 10 not only realizes fixing and thermal conduction of the first chip 20 and the passive elements, but also realizes electrical connection between the first chip 20, the second chip 40, and the passive elements. First welding pins are arranged on a first surface of the first chip 20. When the first chip 20 is stacked on the first surface of the substrate 10. The first welding pins one-to-one cover the first bonding pads and are one-to-one electrically connected to the first bonding pads. For example, the first welding pins and the first bonding pads are one-to-one welded together through a respective second solder ball 82, a metal contact sheet, or other conductive materials. Alternatively, the first welding pins and the first bonding pads are one-to-one bonded together through a conductive adhesive.
  • In addition, first solder balls 81 are arranged on a second surface of the substrate 10 (e.g., a lower surface of the substrate shown in FIG. 1 ). The first solder balls 81 are electrically connected to the conductive circuit and are extended from a bottom surface of the package body 70 (in the practical applications, the first solder balls 81 may be replaced by other conductive terminals, such as metal contact sheets, pins, etc.). The chip main body is soldered to a circuit board through the first solder balls 81 or the chip main body is electrically connected to elastic sheets of a connector through the first solder balls 81 after being assembled to the connector, so as to power the first chip 20 and the second chip 40 and realize signal interaction between the first chip 20 and other devices. Structures of the substrate 10, the first chip 20, the second chip 40, and the passive elements are conventional structures in the prior art, and details are not described herein.
  • The heat dissipation module 30 is made of a high-temperature-resistant heat-conducting insulating material, such as glass, ceramic, heat-conducting pouring sealant, heat-conducting insulating rubber, etc. A melting point of the high-temperature-resistant heat-conducting insulating material is much greater than a melting point of tin, so that an internal structure of the heat dissipation module 30 is not affected during a soldering process of the first chip 20 and the second chip 40 or when the first chip 20 and the second chip 40 are operated at a high frequency. Specifically, a main body of the heat dissipation module 30 is in a cuboid shape, and a size of a cross section of the main body of the heat dissipation module 30 is no more than a size of the first surface of the substrate 10 and greater than a size of a second surface of the first chip 20.
  • Specifically, the heat dissipation module 30 comprises a first groove, a cooling liquid cavity 313, a liquid inlet 311, a liquid outlet 312, and first conductive columns 51. The liquid inlet 311 and the liquid outlet 312 are respectively communicated with the cooling liquid cavity. The cooling liquid cavity 313 is connected to an external cooling liquid circulation system through the liquid inlet 311 and the liquid outlet 312. Cooling liquid flows into the cooling liquid cavity 313 through the liquid inlet 311, and then flows out from the liquid outlet 312. Each of the first conductive columns 51 is spaced apart from the first groove. Each of the first conductive columns 51 passes through the cooling liquid cavity 313. Each of the first conductive columns 51 penetrates a first surface and a second surface of the heat dissipation module 30. That is, the first conductive columns are arranged in the cooling liquid cavity 313. An opening of the first groove is located on the second surface of the heat dissipation module 30 (a lower surface of the heat dissipation module 30 as shown in FIG. 1 ). A side wall and a bottom wall of the first groove extend into the cooling liquid cavity 313. In particular, the first groove is defined on a central area of the second surface of the heat dissipation module 30. The first conductive columns 51 are arranged around the first groove. The first conductive columns 51 are perpendicular to the first surface and the second surface of the heat dissipation module 30, and the first conductive columns 51 are solid columns or hollow columns.
  • The heat dissipation module 30 is stacked on the substrate 10 and the second surface (e.g., the lower surface of the heat dissipation module 30 shown in FIG. 1 ) of the heat dissipation module 30 faces the first surface of the substrate 10, the first chip 20 is embedded in the first groove from the opening of the first groove. A bottom end of each of the first conductive columns 51 is electrically connected with a corresponding second bonding pad of the second bonding pads arranged on the first surface of the substrate 10. Specifically, the heat dissipation module 30 and the substrate 10 are fixed by coupling, gluing, etc. The bottom end of each of the first conductive columns 51 is welded to the corresponding second bonding pad through a third solder ball, or the bottom end of each of the first conductive columns 51 is bonded to the corresponding second bonding pad through the conductive adhesive. In the practical applications, the gap between the first chip 20 and the first groove is filled with a thermally conductive adhesive or the like, so as to improve heat conduction efficiency between the first chip 20 and the heat dissipation module 30.
  • The second chip 40 is stacked on the first surface of the heat dissipation module 30. Second welding pins are arranged on a first surface of the second chip 40. Each of the second welding pins of the second chip 40 is (directly or through a switching substrate) electrically connected to a top end of a corresponding first conductive column of the first conductive columns 51. Specifically, each of the second welding pins is welded to the top end of the corresponding first conductive column 51 through a third solder ball 83, or each of the second welding pins is bonded to the top end of the corresponding first conductive column 51 through the conductive adhesive. In the practical applications, there may be a plurality of second chips 40.
  • In this way, the cooling liquid flowing through the cooling liquid cavity 313 absorbs heat generated by the first chip 20 when the first chip 20 arranged in the first groove works, so that the first chip 20 is always at a proper working temperature. Since the first conductive columns 51 are partially arranged in the cooling liquid cavity 313, in addition to taking away the heat generated by the first chip 20, the cooling liquid further exchanges heat with the first conductive columns 51 through heat conduction. Thus, the first conductive columns 51 continuously absorb heat generated by the second chip 20 when the second chip 40 works, so that the second chip 40 realize efficient heat dissipation without being embedded into the heat dissipation module 30. Moreover, since the heat dissipation module 30 is a relatively independent structure, efficient heat dissipation of the chip stacking and packaging structure is realized while a processing process is simplified.
  • Optionally, in order to avoid frequency interference between the first chip 20 and the second chip 40 when the first chip 20 and the second chip 40 work at a high frequency at the same time, an electromagnetic shielding layer 60 is arranged on a second surface of the first chip 20 (e.g., an upper surface of the first chip 20 shown in FIG. 1 ) or the bottom wall of the first groove of the heat dissipation module 30 (i.e., an area of the first groove matched with the second surface of the first chip 20). The electromagnetic shielding layer 60 is formed on the second surface of the first chip 20 or the bottom wall of the first groove by spraying, attaching, or depositing.
  • As shown in FIG. 2 , in another embodiment of the present disclosure, the heat dissipation module 30 comprises a heat dissipation pad 32 and a heat dissipation plate 31. The heat dissipation pad 32 is concentric-square-shaped. The heat dissipation plate 31 is flat-plate-shaped. A height of the heat dissipation pad 32 is matched with a height of the first chip 20. The liquid inlet 311, the liquid outlet 312, and the cooling liquid cavity 313 are defined in the heat dissipation plate 31. The heat dissipation pad 32 is fixed on the first surface of the substrate 10 and surrounds the first chip 20. An inner side wall of the heat dissipation pad 32 forms the side wall of the first groove. The heat dissipation plate 31 is fixed above the heat dissipation pad 32 and the first chip 20. A surface of the heat dissipation plate 31 (i.e., a lower surface of the heat dissipation plate 31) forms the bottom wall of the first groove. Each of the first conductive columns 51 passes through the heat dissipation pad 32 and the heat dissipation plate 31. That is, each of the first conductive columns 51 comprises a first portion arranged within the heat dissipation pad 32 and a first portion arranged within the heat dissipation plate 31.
  • On one hand, the above structures reduce a manufacturing difficulty of the first groove of the heat dissipation module 30 in the process, and on the other hand, the chip stacking and packaging structure is replaceable to have various sizes or types. That is, the heat dissipation pad 32 is replaceable to have different sizes according to a size of the first chip 20. The heat dissipation plate 31 arranged above the heat dissipation pad 32 is replaced to be matched with the heat dissipation pad 32. Specifically, first sleeves arranged on the heat dissipation plate 31 should be matched with first through holes on the heat dissipation pad 32. Moreover, with regard to the heat dissipation pad 32, the heat dissipation pad 32 is able to absorb heat to a certain extent. Therefore, the cooling liquid flowing through the cooling liquid cavity 313 defined in the heat dissipation plate 31 takes away heat transferred to the heat dissipation pad 32 through heat conduction.
  • As shown in FIG. 3 , in one embodiment of the present disclosure, the heat dissipation module 30 comprises a main body portion 314 and a cover plate 316. The main body portion 314 comprises a bottom plate and four side plates. The first groove is located on the bottom plate. A first end of each of the four side plates is perpendicularly connected to a corresponding edge of four edges of the bottom plate. That is, the main body portion of the heat dissipation module 30 is box-shaped. The cover plate is flat-plate-shaped. A second end of each of the four side plates is fixed to the cover plate. The bottom plate, the four side plates, and the cover plate 316 enclose to define the cooling liquid cavity 313. In the practical applications, in addition to being in the cuboid shape, the heat dissipation module 30 may be in other shapes, such as a cylindrical shape (at this situation, the main body portion 314 comprises the bottom plate and an annular side plate), a pentagonal prism shape (at this situation, the main body portion 314 comprises the bottom plate and five side plates), or etc.
  • A first end of each of the first sleeves 3141 is perpendicularly connected to the bottom plate. A second end of each of the first sleeves 3141 extends to the cover plate 316. Particularly, in order to reduce turbulent flow, a width of each of the first sleeves 3141 facing the liquid inlet 311 is greater than a width of each of the first sleeves 3141 facing the liquid outlet 312. That is, a cross section of each of the first sleeves 3141 is in a water drop shape instead of being circular.
  • Correspondingly, the cover plate 316 defines first through holes 3161. When the cover plate 316 covers the main body portion 314 (i.e., the second end of each of the four side plates of the main body portion 314 is fixed to the cover plate 316), the second end of each of the first sleeves 3141 is communicated with a corresponding first through hole 3161 of the first through holes. Specifically, the second end of each of the first sleeves 3141 is inserted into the corresponding first through hole 3161. That is, an outer wall of each of the first sleeves 3141 abuts against or is bonded with the corresponding first through hole 3161, so that the cooling liquid cavity 313 is relatively sealed. Alternatively, the second end of each of the first sleeves 3141 is stepped. That is, an outer diameter of the second end of each of the first sleeves 3141 is less than an outer diameter of other portion of each of the first sleeves 3141, so that the second end of each of the first sleeves 2141 is easily inserted into the corresponding first through hole 3161 on the cover plate 316.
  • Particularly, in order to ensure a sealing effect of the cover plate 316 and the main body portion 314, a step structure is arranged at a joint of the main body portion 314 and the cover plate 316. A height of an outer side of the step structure is higher than a height of an inner side of the step structure. The cover plate 316 is embedded in the step structure. Alternatively, a flange structure is arranged at the joint of the main body portion 314 and the cover plate 316.
  • In the actual applications, the first sleeves 3141 may be arranged on the cover plate 316, and the first through holes are defined on the bottom plate of the main body portion 314. In addition, if the cooling liquid is insulating cooling liquid, the heat dissipation module 30 does not comprise the first sleeves 3141, and the first conductive columns 51 directly pass through the cooling liquid cavity 313.
  • Specifically, the heat dissipation module 30 is prepared by following method. First, holes matching the second bonding pads of the substrate 10 are etched on a silicon, glass, ceramic plate or block (i.e., the main body portion 314) less than the substrate 10, where an etching method may specifically be a dry etching method, a wet etching method, or a laser etching method (all of which are the prior art, and details are not described herein). After etching of the holes is completed, the main body portion 314 comprises the holes.
  • Further, a middle portion of a second surface of the main body portion 314 (i.e., a lower surface of the main body portion 314 shown in FIG. 3 ) is etched to form the first groove. Then, a first surface of the main body portion 314 (i.e., an upper surface of the main body portion 314 shown in FIG. 3 ) is etched to form the cooling liquid cavity 313. Specifically, after the holes and the first grooves are etched to a predetermined thickness, other portion of the main body portion is etched by the laser etching method to form a liquid inlet hole, a liquid outlet hole, the side plates, the first sleeves 3141, and the bottom plate.
  • Further, there is a certain interval between each two adjacent first sleeves 3141, and the interval between each two adjacent first sleeves 3141 corresponds to an interval between each two adjacent second welding pins of the second chip 40 or an interval between each two adjacent bonding pads of the switching substrate (the switching substrate refers to the switching substrate arranged above the cooling liquid cavity for connecting the second chip). Then the cover plate 316 is prepared and the cover plate 316 is a thin substrate and is mainly configured for sealing and bonding. The cover plate 316 is etched to form the first through holes 3161. The first surface of the main body portion 314 away from the first groove is bonded to the cover plate 316. For example, when the main body portion 314 and the cover plate 316 are made of same materials, the main body portion 314 is directly bonded to the cover plate 316 by high-temperature bonding. When the main body portion 314 and the cover plate 316 are made of different materials, the main body portion 314 is bonded to the cover plate 316 by an adhesive. Then, two silicon wafers in a circular shape, in a rectangular shape, or on other shape convenient for the cooling liquid to pass through are provided. A middle portion of a long end of each of the silicon wafers is etched to form a through area, then the silicon wafers are respectively welded to the liquid inlet hole and the liquid outlet hole of the cooling liquid cavity to form the liquid inlet 311 and the liquid outlet 312.
  • Then, conductive metal is deposited on an inner wall of each of the first sleeves 3141 to form each of the first conductive columns 51. An outer wall of each of the first sleeves 3141 prevents the cooling liquid in the cooling liquid cavity 313 from contacting each of the first conductive columns 51, so as to prevent short circuit of the first conductive columns.
  • In the prior art, through holes are etched on a metal heat dissipation layer, and an insulating material needs to be prepared in the through holes, then the conductive metal is prepared, which increases process steps. Further, when the cooling liquid cavity 313 takes away the heat through the cooling liquid, a heat dissipation effect of the metal heat dissipation layer to a certain coefficient is weakened. Furthermore, a heat dissipation performance of the cooling liquid flowing as a whole is lower than a heat dissipation performance of the cooling liquid flowing into branches according to an article titled “Structural Design and Thermal Performance of Periodic Split Micro channels” of a reference periodical “physical education” in the prior art.
  • Compared with the prior art, in the embodiment, each of the first conductive columns 51 abuts against the inner wall of each of the first sleeves 3141 in the cooling liquid cavity 313 of the heat dissipation module 30, when the cooling liquid flows into the cooling liquid cavity, an outer wall of each of the first sleeves 3141 effectively splits the cooling liquid to form a turbulent flow effect, thereby improving the heat dissipation efficiency and system stability.
  • Of course, in the practical applications, the heat dissipation module 30 may be made of a high-temperature-resistant plastic material. Correspondingly, the main body portion 314 of the heat dissipation module 30 and the cover plate 316 (including the first sleeves 3141) are made by an injection molding method, thereby further simplifying the process and reducing costs.
  • In one embodiment of the present disclosure, in order to further improve the heat dissipation efficiency of the first chip 20, sheet-shaped heat conducting plates 3142 are arranged in the cooling liquid cavity 313. The sheet-shaped heat conducting plates 3142 are respectively connected to the bottom wall of the first groove. The sheet-shaped heat conducting plates 3142 are distributed along a flow direction of the cooling liquid in the cooling liquid cavity 313, such as along a direction from the liquid inlet 311 to the liquid outlet 312. Since the sheet-shaped heat conducting plates 3142 is directly connected to the bottom wall of the first groove, the sheet-shaped heat conducting plates absorb the heat of the bottom wall of the first groove by heat conduction, which is equivalent to increasing a contact area between the bottom wall of the first groove and the cooling liquid, so that the heat of the bottom wall of the first groove is quickly transferred, and then the heat of the bottom wall of the first groove is taken away by the cooling liquid.
  • Similarly, as shown in FIG. 5 , heat conducting columns 3143 are arranged in the cooling liquid cavity. The heat conducting columns 3143 are respectively connected to the bottom wall of the first groove. Since the heat conducting columns 3143 is directly connected to the bottom wall of the first groove, the heat conducting columns 3143 absorb the heat of the bottom wall of the first groove by heat conduction, which is equivalent to increasing a contact area between the bottom wall of the first groove and the cooling liquid.
  • The heat conducting columns 3143 are staggered. When the cooling liquid flows into an area above the bottom wall of the first groove, the cooling liquid flowing into the area above the bottom wall of the first groove is split by the heat conducting columns 3143, and the cooling liquid flows into branches, and the branches expand the contact area between the bottom wall of the first groove and the cooling liquid and improve the heat dissipation performance, so that the heat of the bottom wall of the first groove is quickly transferred, and then the heat of the bottom wall of the first groove is taken away by the cooling liquid.
  • As shown in FIG. 6 , in one optional embodiment, the heat dissipation module 30 comprises the main body portion 314 and the cover plate. The main body portion 314 comprises the bottom plate, four side plates, and flow guide partition plates 3144. The first groove is located on the bottom plate. The flow guide partition plates 3144 are distributed along the flow direction of the cooling liquid in the cooling liquid cavity.
  • A bottom portion of each of the flow guide partition plates 3144 is connected to the bottom plate of the main body portion 314. In the embodiment, each of the flow guide partition plates 2144 comprises second through holes 3145. Correspondingly, the cover plate defines third through holes one-to-one corresponding to the second through holes 3145. The first conductive columns 51 are one-to-one arranged in the second through holes 3145 on the flow guide partition plates 3144 and the third through holes on the cover plate. For example, each of the first conductive columns 51 is a metal conductive layer deposited on an inner wall of a corresponding second through hole 3145 and an inner wall of a corresponding third through hole, or each of the first conductive columns 51 is a metal column arranged in the corresponding second through hole 3145 and the corresponding third through hole. Compared with a processing of the first sleeves 3141 shown in FIGS. 4-5 , the flow guide partition plates 3144 reduce the turbulent flow of the cooling liquid in the cooling liquid cavity 313 while facilitating a processing of the first conductive columns 51.
  • Particularly, the flow guide partition plate 3144 may be integrated with the cover plate. Correspondingly, the bottom plate of the main body portion 314 defines the holes corresponding to the second through holes 3145 on the flow guide partition plates 3144.
  • As shown in FIG. 7 , in one embodiment of the present disclosure, in addition to the substrate 10, the first chip 20, the heat dissipation module 30, and the second chip 40, the chip stacking and packaging structure further comprises a temperature sensing chip 90. The temperature sensing chip 90 outputs different signals according to a temperature of environment where the temperature sensing chip 90 is located. The temperature sensor chip 90 itself is a conventional technique in the prior art, and details are not described herein.
  • Correspondingly, in addition to the first bonding pads and the second bonding pads, third bonding pads are arranged on the first surface of the substrate 10. The heat dissipation module 30 further comprises second conductive columns 52 and a second groove. An opening of the second groove is on the first surface of the heat dissipation module 30. An area of a cross section of the second groove is greater than an area of a cross section of the first groove. At least a portion of the second groove is arranged outside an orthographic projection of the first groove. Each of the second conductive columns 52 passes through the cooling liquid cavity from a bottom wall of the second groove and is connected to the second surface of the heat dissipation module 30. The second conductive columns 52 are spaced apart from the first groove. A bottom end of each of the second conductive columns 52 is electrically connected with a corresponding third bonding pad of the third bonding pads arranged on the substrate 10.
  • In the practical applications, the area of the cross section of the second groove may be less than or equal to the area of the cross section of the first groove, so long as the second groove is staggered with the first groove, so that the second conductive columns 52 are spaced apart from the first groove and reach the second surface of the heat dissipation module 30 (i.e., a bottom portion of the heat dissipation module 30).
  • The third welding pins are arranged on a surface of the temperature sensing chip 90 (i.e., a lower surface of the temperature sensing chip). The temperature sensing chip 90 is embedded in the second groove and is (directly or through the switching substrate) electrically connected to a top end of each of the second conductive columns 52 through a corresponding third welding pins of the third welding pins and a fourth solder ball 84.
  • In the practical applications, a depth of the second groove is optionally not less than a height of the temperature sensing chip 90, thereby reducing an installation difficulty of the second chip 40. Accordingly, the heat dissipation module 30 further comprises second sleeves. The second conductive columns 52 are respectively formed in the second sleeves. Since heat generated by the temperature sensing chip 90 is not much, and the temperature sensing chip 90 is embedded in the second groove, an area of a cross section of each of the second conductive columns 52 configured to connect the corresponding third welding pin of the sensor chip 90 is less than the area of the cross section of each of the first conductive columns 51.
  • The temperature sensing chip 90 outputs a corresponding electrical signal through the second conductive columns 52 and the substrate 10 according to a temperature of the heat dissipation module 30. The corresponding electrical signal is transmitted to a control device of the external cooling liquid circulation system.
  • The control device adjusts a flow rate of the cooling liquid in the cooling external cooling liquid circulation system according to the temperature of the heat dissipation module 30, i.e., the control device adjusts the flow rate of the cooling liquid flowing through the cooling liquid cavity 313. For example, when the temperature of the heat dissipation module 30 is greater than a predetermined value, the control device adjusts the flow rate of the cooling liquid in the external cooling liquid circulation system quickly, thereby improving heat exchange efficiency of the heat dissipation module 30 and the first chip 20. When the temperature of the heat dissipation module 30 is less than the predetermined value, the control device decreases the flow rate of the cooling liquid in the external cooling liquid circulation system, thereby reducing the heat exchange efficiency of the heat dissipation module 30 and the first chip 20. In this way, energy consumption is reduced while ensuring a temperature of the chip main body.
  • Particularly, the chip stacking and packaging structure further comprises a packaging body 70. The substrate 10, the first chip 20, the second chip 40, and the heat dissipation module 30 are integrally packaged to form the chip main body through the packaging body 70. The liquid inlet 311 and the liquid outlet 312 respectively extend out of the packaging body 70. Connecting heads are respectively arranged on a portion, extending out of the packaging body 70, of the liquid inlet 311 and a portion, extending out of the packaging body 70, of the liquid outlet 312. The liquid inlet 311 and the liquid outlet 312 are communicated with the external cooling liquid circulation system through the connecting heads.
  • The foregoing is merely optional embodiments of the present disclosure, but the protection scope of the present disclosure is not limited thereto. Those skilled in the art may easily conceive of changes or substitutions within the technical scope disclosed by the present disclosure, and the changes or substitutions should be covered within the protection scope of the present disclosure. Therefore, the protection scope of the present disclosure shall be subject to the protection scope of the claims.

Claims (9)

What is claimed is:
1. A chip stacking and packaging structure, comprising:
a substrate,
a first chip,
a heat dissipation module, and
a second chip;
wherein first bonding pads and second bonding pads are arranged on a first surface of the substrate;
wherein the first chip is stacked on the first surface of the substrate; first welding pins are arranged on a first surface of the first chip; the first welding pins one-to-one cover the first bonding pads and are one-to-one electrically connected to the first bonding pads;
wherein the heat dissipation module is stacked on the first surface of the substrate, the heat dissipation module comprises a first groove, a cooling liquid cavity, a liquid inlet, a liquid outlet, and first conductive columns; the liquid inlet and the liquid outlet are respectively communicated with the cooling liquid cavity; the cooling liquid cavity is connected to an external cooling liquid circulation system through the liquid inlet and the liquid outlet; each of the first conductive columns is spaced apart from the first groove; each of the first conductive columns passes through the cooling liquid cavity; each of the first conductive columns penetrates a first surface and a second surface of the heat dissipation module; a bottom end of each of the first conductive columns is electrically connected with a corresponding second bonding pad of the second bonding pads arranged on the first surface of the substrate; an opening of the first groove is located on the second surface of the heat dissipation module; the first chip is embedded in the first groove from the opening; and a side wall and a bottom wall of the first groove extend into the cooling liquid cavity;
wherein the second chip is stacked on the first surface of the heat dissipation module; second welding pins are arranged on a first surface of the second chip; each of the second welding pins of the second chip is electrically connected to a top end of a corresponding first conductive column of the first conductive columns;
wherein the heat dissipation module comprises a heat dissipation pad and a heat dissipation plate; the heat dissipation pad is concentric-square-shaped; the heat dissipation plate is flat-plate-shaped; a height of the heat dissipation pad is matched with a height of the first chip; the cooling liquid cavity is defined in the heat dissipation plate;
wherein the heat dissipation pad is fixed on the first surface of the substrate and surrounds the first chip; an inner side wall of the heat dissipation pad forms the side wall of the first groove; the heat dissipation plate is fixed above the heat dissipation pad and the first chip; a surface of the heat dissipation plate forms the bottom wall of the first groove; and each of the first conductive columns passes through the heat dissipation pad and the heat dissipation plate.
2. The chip stacking and packaging structure according to claim 1, wherein the heat dissipation module comprises first sleeves; each of the first sleeves is spaced apart from the first groove; each of the first conductive columns is sleeved in a corresponding first sleeve of the first sleeves.
3. The chip stacking and packaging structure according to claim 2, wherein sheet-shaped heat conducting plates respectively connected to the bottom wall of the first groove are arranged in the cooling liquid cavity; the sheet-shaped heat conducting plates are respectively perpendicular to the bottom wall of the first groove and distributed along a flow direction of cooling liquid in the cooling liquid cavity.
4. The chip stacking and packaging structure according to claim 2, wherein heat conducting columns respectively connected to the bottom wall of the first groove are arranged in the cooling liquid cavity; the heat conducting columns are respectively perpendicular to the bottom wall of the first groove.
5. The chip stacking and packaging structure according to claim 2, wherein the heat dissipation module comprises a main body portion and a cover plate; the main body portion comprises a bottom plate and four side plates; and the first groove is located on the bottom plate; a first end of each of the four side plates is perpendicularly connected to a corresponding edge of four edges of the bottom plate; a second end of each of the four side plates is fixed to the cover plate; the bottom plate, the four side plates, and the cover plate enclose to define the cooling liquid cavity; a first end of each of the first sleeves is perpendicularly connected to the bottom plate; a second end of each of the first sleeves extends to the cover plate.
6. The chip stacking and packaging structure according to claim 1, wherein flow guide partition plates are arranged in the cooling liquid cavity; the flow guide partition plates are respectively perpendicular to the first surface or the second surface of the heat dissipation module; the flow guide partition plates are distributed along a flow direction of cooling liquid in the cooling liquid cavity; the first conductive columns are respectively arranged in the flow guide partition plates.
7. The chip stacking and packaging structure according to claim 1, wherein third bonding pads are arranged on the first surface of the substrate;
wherein the heat dissipation module comprises second conductive columns and a second groove; an opening of the second groove is on the first surface of the heat dissipation module; an area of a cross section of the second groove is greater than an area of a cross section of the first groove; and at least a portion of the second groove is arranged outside an orthographic projection of the first groove; each of the second conductive columns passes through the cooling liquid cavity from a bottom wall of the second groove and is connected to the second surface of the heat dissipation module; the second conductive columns are spaced apart from the first groove; a bottom end of each of the second conductive columns is electrically connected with a corresponding third bonding pad of the third bonding pads arranged on the substrate;
wherein the chip stacking and packaging structure further comprises a temperature sensing chip; the third welding pins are arranged on a surface of the temperature sensing chip; the temperature sensing chip is embedded in the second groove and is electrically connected to a top end of each of the second conductive columns through a corresponding third welding pins of the third welding pins.
8. The chip stacking and packaging structure according to claim 1, wherein a second surface of the first chip defines an electromagnetic shielding layer.
9. The chip stacking and packaging structure according to claim 1, wherein the chip stacking and packaging structure further comprises a packaging body; the substrate, the first chip, the second chip, and the heat dissipation module are integrally packaged to form a chip main body through the packaging body; the liquid inlet and the liquid outlet respectively extend out of the packaging body; connecting heads are respectively arranged on a portion, extending out of the packaging body, of the liquid inlet and a portion, extending out of the packaging body, of the liquid outlet.
US18/340,881 2022-06-27 2023-06-25 Chip stacking and packaging structure Active US11876037B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202210746507.6 2022-06-27
CN202210746507.6A CN115132709B (en) 2022-06-27 2022-06-27 Chip stacking and packaging structure

Publications (2)

Publication Number Publication Date
US20230420339A1 true US20230420339A1 (en) 2023-12-28
US11876037B1 US11876037B1 (en) 2024-01-16

Family

ID=83380442

Family Applications (1)

Application Number Title Priority Date Filing Date
US18/340,881 Active US11876037B1 (en) 2022-06-27 2023-06-25 Chip stacking and packaging structure

Country Status (2)

Country Link
US (1) US11876037B1 (en)
CN (1) CN115132709B (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11031394B1 (en) * 2014-01-28 2021-06-08 Monolithic 3D Inc. 3D semiconductor device and structure
US20230041344A1 (en) * 2017-09-24 2023-02-09 Monolithic 3D Inc. 3d semiconductor device, structure and methods with connectivity structures
US20230187397A1 (en) * 2018-09-04 2023-06-15 Monolithic 3D Inc. 3d semiconductor device and structure with logic circuits and memory cells
US11705437B1 (en) * 2023-01-19 2023-07-18 Zhejiang Lab Interconnection structure of system on wafer and PCB base on TSV process and method for manufacturing the same
US20230329011A1 (en) * 2020-01-20 2023-10-12 Monolithic 3D Inc. 3d semiconductor devices and structures with electronic circuit units

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9721868B2 (en) * 2009-07-30 2017-08-01 Taiwan Semiconductor Manufacturing Company, Ltd. Three dimensional integrated circuit (3DIC) having a thermally enhanced heat spreader embedded in a substrate
US10269682B2 (en) * 2015-10-09 2019-04-23 Taiwan Semiconductor Manufacturing Company, Ltd. Cooling devices, packaged semiconductor devices, and methods of packaging semiconductor devices
CN111081655B (en) * 2019-12-19 2021-10-22 青岛歌尔智能传感器有限公司 Electronic packaging structure and manufacturing method thereof
CN111128917A (en) * 2019-12-30 2020-05-08 上海先方半导体有限公司 Chip packaging structure and manufacturing method thereof
US11145566B2 (en) * 2020-02-10 2021-10-12 Xilinx, Inc. Stacked silicon package assembly having thermal management
CN113284867B (en) * 2021-05-07 2022-07-26 华进半导体封装先导技术研发中心有限公司 Three-dimensional stacked packaging structure and preparation method thereof

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11031394B1 (en) * 2014-01-28 2021-06-08 Monolithic 3D Inc. 3D semiconductor device and structure
US20230041344A1 (en) * 2017-09-24 2023-02-09 Monolithic 3D Inc. 3d semiconductor device, structure and methods with connectivity structures
US20230187397A1 (en) * 2018-09-04 2023-06-15 Monolithic 3D Inc. 3d semiconductor device and structure with logic circuits and memory cells
US20230329011A1 (en) * 2020-01-20 2023-10-12 Monolithic 3D Inc. 3d semiconductor devices and structures with electronic circuit units
US11705437B1 (en) * 2023-01-19 2023-07-18 Zhejiang Lab Interconnection structure of system on wafer and PCB base on TSV process and method for manufacturing the same

Also Published As

Publication number Publication date
US11876037B1 (en) 2024-01-16
CN115132709A (en) 2022-09-30
CN115132709B (en) 2023-07-11

Similar Documents

Publication Publication Date Title
US10043730B2 (en) Stacked silicon package assembly having an enhanced lid
US4868712A (en) Three dimensional integrated circuit package
US5016138A (en) Three dimensional integrated circuit package
US7808781B2 (en) Apparatus and methods for high-performance liquid cooling of multiple chips with disparate cooling requirements
US7230334B2 (en) Semiconductor integrated circuit chip packages having integrated microchannel cooling modules
US8704352B2 (en) Semiconductor device having a liquid cooling module
TWI479638B (en) Multiple die face-down stacking for two or more die
JP5807220B2 (en) Interposer and semiconductor module using the same
US11171128B2 (en) Semiconductor package
TW201824965A (en) Printed circuit board and semiconductor package including the same
JP6083516B2 (en) Micro-channel heat exchange device and electronic equipment
TWM623931U (en) Chip package assembly
CN114975318A (en) Three-dimensional integrated silicon-based inertial microsystem with embedded micro-channel and manufacturing method thereof
TWI495078B (en) Connecting substrate and package on package structure
US11876037B1 (en) Chip stacking and packaging structure
US6057612A (en) Flat power pack
TWI604578B (en) Stacking module and interposer used therefor
WO2022241846A1 (en) Lead bonding structure comprising embedded manifold type micro-channel and preparation method for lead bonding structure
CN217588910U (en) Chip packaging structure
TWI828054B (en) Electronic device
US11246211B1 (en) Micro device with through PCB cooling
KR101078746B1 (en) Semiconductor package
US20220367313A1 (en) Methods of manufacturing semiconductor packaging device and heat dissipation structure
JP2001094008A (en) Semiconductor package
CN111356280A (en) Circuit board, circuit board assembly and electronic device

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY

AS Assignment

Owner name: HOSIN GLOBAL ELECTRONICS CO., LTD, CHINA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LAI, CHEN-NAN;LIU, QINGSHUI;REEL/FRAME:064090/0643

Effective date: 20230620

FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO SMALL (ORIGINAL EVENT CODE: SMAL); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE