US20230361047A1 - Semiconductor device and method of manufacturing semiconductor device - Google Patents
Semiconductor device and method of manufacturing semiconductor device Download PDFInfo
- Publication number
- US20230361047A1 US20230361047A1 US18/351,946 US202318351946A US2023361047A1 US 20230361047 A1 US20230361047 A1 US 20230361047A1 US 202318351946 A US202318351946 A US 202318351946A US 2023361047 A1 US2023361047 A1 US 2023361047A1
- Authority
- US
- United States
- Prior art keywords
- insulating layer
- semiconductor device
- substrate
- layer
- junction portion
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 143
- 238000004519 manufacturing process Methods 0.000 title claims description 23
- 239000000758 substrate Substances 0.000 claims abstract description 165
- 239000010410 layer Substances 0.000 claims description 335
- 239000011229 interlayer Substances 0.000 claims description 97
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 39
- 239000000463 material Substances 0.000 claims description 34
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 34
- 238000000034 method Methods 0.000 claims description 32
- 230000009977 dual effect Effects 0.000 claims description 8
- 238000005304 joining Methods 0.000 claims description 7
- RTZKZFJDLAIYFH-UHFFFAOYSA-N Diethyl ether Chemical compound CCOCC RTZKZFJDLAIYFH-UHFFFAOYSA-N 0.000 claims description 6
- 230000008878 coupling Effects 0.000 claims description 4
- 238000010168 coupling process Methods 0.000 claims description 4
- 238000005859 coupling reaction Methods 0.000 claims description 4
- 229910020177 SiOF Inorganic materials 0.000 claims description 3
- 239000000377 silicon dioxide Substances 0.000 claims description 3
- 238000009792 diffusion process Methods 0.000 description 43
- 239000010949 copper Substances 0.000 description 21
- 238000010586 diagram Methods 0.000 description 17
- 230000004048 modification Effects 0.000 description 17
- 238000012986 modification Methods 0.000 description 17
- 230000008569 process Effects 0.000 description 14
- 239000011241 protective layer Substances 0.000 description 8
- 239000010936 titanium Substances 0.000 description 8
- 230000000694 effects Effects 0.000 description 7
- 239000002356 single layer Substances 0.000 description 7
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 6
- 229910052802 copper Inorganic materials 0.000 description 6
- 238000005530 etching Methods 0.000 description 6
- 239000007769 metal material Substances 0.000 description 6
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 4
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 4
- 229910052782 aluminium Inorganic materials 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 4
- 239000010941 cobalt Substances 0.000 description 4
- 229910017052 cobalt Inorganic materials 0.000 description 4
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 4
- 229910052735 hafnium Inorganic materials 0.000 description 4
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 4
- 229910052715 tantalum Inorganic materials 0.000 description 4
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 4
- 229910052719 titanium Inorganic materials 0.000 description 4
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 4
- 229910052721 tungsten Inorganic materials 0.000 description 4
- 239000010937 tungsten Substances 0.000 description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 229910017107 AlOx Inorganic materials 0.000 description 2
- 238000000137 annealing Methods 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000007667 floating Methods 0.000 description 2
- 238000000227 grinding Methods 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 238000000678 plasma activation Methods 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 230000003245 working effect Effects 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 239000003086 colorant Substances 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 230000001151 other effect Effects 0.000 description 1
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Chemical compound [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14634—Assemblies, i.e. Hybrid structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5384—Conductive vias through the substrate with or without pins, e.g. buried coaxial conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/486—Via connections through the substrate with or without pins
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5386—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14636—Interconnect structures
Definitions
- the present disclosure relates to a semiconductor device in which semiconductor substrates are joined to each other and a method of manufacturing the semiconductor device.
- PTL 1 discloses a three-dimensionally structured semiconductor device in which a sensor substrate including a photoelectric converter and a circuit substrate including a peripheral circuit portion are joined by CuCu junction.
- SiO 2 silicon oxide
- SiO 2 has a higher relative dielectric constant than that of a Low-k material used in an advanced logic product, for example. SiO 2 tends to cause wiring lines to have greater RC delay. Therefore, semiconductor devices each having CuCu junction are required to reduce wiring delay.
- a semiconductor device includes: a first substrate including a first junction portion; and a second substrate including a second junction portion.
- the second junction portion is joined to the first junction portion.
- the first substrate further includes a first multilayer wiring layer in which one surface of a first wiring line faces a first insulating layer and another surface opposed to the one surface is in contact with a second insulating layer.
- the first multilayer wiring layer is electrically coupled to the first junction portion via the first insulating layer.
- the first wiring line is formed closest to a junction surface with the second substrate.
- the second insulating layer has a lower relative dielectric constant than a relative dielectric constant of the first insulating layer.
- a method of manufacturing a semiconductor device includes: forming, in order, a first multilayer wiring layer and a first junction portion to form a first substrate in which one surface of a first wiring line of the first multilayer wiring layer faces a first insulating layer and another surface opposed to the one surface is in contact with a second insulating layer; and forming a second junction portion as a second substrate and then joining the first junction portion and the second junction portion together.
- the first multilayer wiring layer includes the second insulating layer as an interlayer insulating layer.
- the first junction portion has the first insulating layer around the first junction portion.
- the first wiring line is formed closest to the first junction portion.
- the second insulating layer has a lower relative dielectric constant than a relative dielectric constant of the first insulating layer.
- the semiconductor device in the first substrate joined to the second substrate via the respective junction portions (first junction portion and second junction portion) provided thereto, one surface of the first wiring layer of the first multilayer wiring layer faces the first insulating layer and the other surface opposed to the one surface is in contact with the second insulating layer.
- the first multilayer wiring layer is electrically coupled to the first junction portion and provided with the first insulating layer interposed therebetween.
- the first wiring layer is formed the closest to the junction surface with the second substrate.
- the second insulating layer has a lower relative dielectric constant than that of the first insulating layer. All of the interlayer insulating layers of the multilayer wiring layer provided to the first substrate are thus formed by using insulating layers each having a low dielectric constant.
- the semiconductor device according to the embodiment of the present disclosure and the method of manufacturing the semiconductor device according to the embodiment cause one surface of the first wiring layer of the first multilayer wiring layer to face the first insulating layer provided around the first junction surface and cause the other surface opposed to the one surface to be in contact with the second insulating layer having a lower relative dielectric constant than that of the first insulating layer.
- the first multilayer wiring layer is provided to the first substrate.
- the first wiring layer is formed the closest to the junction surface with the second substrate. This makes it possible to form all of the interlayer insulating layers of the first multilayer wiring layer by using insulating layers each having a low relative dielectric constant. It is thus possible to reduce the wiring delay in the first multilayer wiring layer provided to the first substrate.
- FIG. 1 is a cross-sectional schematic diagram illustrating a configuration of a semiconductor device according to a first embodiment of the present disclosure.
- FIG. 2 A is a cross-sectional schematic diagram for describing a method of manufacturing the semiconductor device illustrated in FIG. 1 .
- FIG. 2 B is a cross-sectional schematic diagram illustrating a step subsequent to FIG. 2 A .
- FIG. 2 C is a cross-sectional schematic diagram illustrating a step subsequent to FIG. 2 B .
- FIG. 2 D is a cross-sectional schematic diagram illustrating a step subsequent to FIG. 2 C .
- FIG. 2 E is a cross-sectional schematic diagram illustrating a step subsequent to FIG. 2 D .
- FIG. 3 is a cross-sectional schematic diagram illustrating a configuration of a semiconductor device according to a second embodiment of the present disclosure.
- FIG. 4 A is a cross-sectional schematic diagram for describing the method of manufacturing the semiconductor device illustrated in FIG. 1 .
- FIG. 4 B is a cross-sectional schematic diagram illustrating a step subsequent to FIG. 4 A .
- FIG. 4 C is a cross-sectional schematic diagram illustrating a step subsequent to FIG. 4 B .
- FIG. 4 D is a cross-sectional schematic diagram illustrating a step subsequent to FIG. 4 C .
- FIG. 4 E is a cross-sectional schematic diagram illustrating a step subsequent to FIG. 4 D .
- FIG. 5 is a cross-sectional schematic diagram illustrating a configuration of a semiconductor device according to a modification example 1 of the present disclosure.
- FIG. 6 is a cross-sectional schematic diagram illustrating an example of a configuration of a semiconductor device according to a modification example 2 of the present disclosure.
- FIG. 7 is a cross-sectional schematic diagram illustrating another example of the configuration of the semiconductor device according to the modification example 2 of the present disclosure.
- FIG. 8 is a cross-sectional schematic diagram illustrating another example of the configuration of the semiconductor device according to the modification example 2 of the present disclosure.
- FIG. 1 schematically illustrates a cross-sectional configuration of a semiconductor device (semiconductor device 1 ) according to a first embodiment of the present disclosure.
- the semiconductor device 1 is obtained by joining a plurality of substrates (two substrates here) by CuCu junction. In the plurality of respective substrates, functional elements, various circuits, and the like are formed.
- a sensor substrate 10 (first substrate) and a logic substrate 20 (second substrate) are joined together at pad portions 17 and 27 (first junction portion and second junction portion).
- the sensor substrate 10 (first substrate) is provided with a photodiode as a light receiving element (sensor element).
- the logic substrate 20 (second substrate) a logic circuit of the light receiving element is formed.
- the pad portions 17 and 27 are provided on a surface S 1 and a surface S 2 that are the respective junction surfaces of the sensor substrate 10 (first substrate) and the logic substrate 20 (second substrate).
- the semiconductor device 1 is formed to cause a wiring line 14 C (first wiring line) to have one surface (surface 14 S 1 ) face an insulating layer 16 A and have the other surface (surface 14 S 2 ) face an interlayer insulating layer 13 C.
- the wiring line 14 C (first wiring line) is formed the closest to the surface S 1 in a multilayer wiring layer 14 further provided to the sensor substrate 10 (first multilayer wiring layer).
- the multilayer wiring layer 14 is electrically coupled to the pad portion 17 .
- the other surface (surface 14 S 2 ) is opposed to the one surface (surface 14 S 1 ).
- the sensor substrate 10 is provided with the multilayer wiring layer 14 above the front surface (surface 11 S 1 ) of a semiconductor substrate 11 with an insulating layer 12 interposed therebetween.
- the semiconductor substrate 11 is provided, for example, with a photodiode as a light receiving section in a predetermined region included in each pixel.
- the photodiode has pn junction.
- the multilayer wiring layer 14 serves, for example, as a transmission path of charges generated by the photodiode.
- the pad portion 17 whose surface is joined to the logic substrate 20 is provided.
- a light-shielding film 32 , a color filter 33 , and an on-chip lens 34 are provided above the back surface (surface 11 S 2 ) of the semiconductor substrate 11 with a protective layer 31 interposed therebetween, for example.
- the semiconductor substrate 11 includes, for example, an n-type silicon (Si) substrate and has a p-well 61 in a predetermined region.
- the surface 11 S 1 of the semiconductor substrate 11 is provided, for example, with a floating diffusion (floating diffusion layer) FD, various transistors such as an amplifying transistor.
- the insulating layer 12 is provided on the surface 11 S 1 of the semiconductor substrate 11 .
- the insulating layer 12 includes, for example, a single-layer film including one of silicon oxide (SiO x ), silicon nitride (SiN x ), silicon oxynitride (SiON), and the like or a stacked film including two or more of them.
- An interlayer insulating layer 13 A, an interlayer insulating layer 13 B, and the interlayer insulating layer 13 C are provided on the insulating layer 12 .
- the interlayer insulating layer 13 A, the interlayer insulating layer 13 B, and the interlayer insulating layer 13 C are closer to the semiconductor substrate 11 in this order.
- the interlayer insulating layers 13 A, 13 B, and 13 C respectively have wiring lines 14 A, 14 B, and 14 C embedded therein to form the multilayer wiring layer 14 .
- the wiring lines 14 A, 14 B, and 14 C included in the multilayer wiring layer 14 are each formed under a wiring rule of an L/S (line and space) is 120/120 or less, for example.
- the wiring lines 14 A, 14 B, and 14 C are each formed to have a thickness of 250 nm or less, for example.
- the interlayer insulating layers 13 A, 13 B, and 13 C are each formed by using a material having a lower relative dielectric constant than that of each of the insulating layers 16 A and 16 B described below. Specifically, it is preferable that the interlayer insulating layers 13 A, 13 B, and 13 C be each formed by using a material having a relative dielectric constant of 1.5 or more and 3.8 or less. Examples include a Low-k material. Examples of a specific Low-k material include SiOC, SiOCH, porous silica, SiOF, inorganic SOG, organic SOG, polyallyl ether, and the like.
- the interlayer insulating layers 13 A, 13 B, and 13 C each include a single-layer film including one of the above-described materials or a stacked film including two or more of these materials.
- the insulating layer 16 A and the insulating layer 16 B are provided in this order above the interlayer insulating layer 13 C and the wiring line 14 C exposed on the upper surface of the interlayer insulating layer 13 C.
- the pad portion 17 is embedded in the insulating layer 16 B.
- the pad portion 17 is exposed on the surface of the insulating layer 16 B.
- This pad portion 17 and the insulating layer 16 B form the junction surface (surface S 1 ) with the logic substrate 20 .
- the insulating layers 16 A and 16 B are each formed by using, for example, a material having a relative dielectric constant of 4.0 or more and 8.0 or less. Examples of such a material include SiO x , SiN x , SiON, SiC, SiCN, and the like.
- the insulating layers 16 A and 16 B each include a single-layer film including one of the above-described materials or a stacked film including two or more of these materials. It is preferable that the pad portion 17 be formed to have a total film thickness of 1 ⁇ m or more with a via V 4 described below, for example.
- a photodiode and the wiring line 14 A provided to the semiconductor substrate 11 are coupled by a via V 1 .
- the wiring line 14 A and the wiring line 14 B are coupled by a via V 2 .
- the wiring line 14 B and the wiring line 14 C are coupled by a via V 3 .
- the wiring line 14 C and the pad portion 17 are coupled by the via V 4 . This electrically couples the front surface (surface 11 S 1 ) of the semiconductor substrate 11 and the pad portion 17 .
- the wiring lines 14 A, 14 B, and 14 C, the pad portion 17 , and the vias V 1 , V 2 , V 3 , and V 4 each include, for example, a metallic material such as copper (Cu), aluminum (Al), tungsten (W), titanium (Ti), cobalt (Co), hafnium (Hf), or tantalum (Ta).
- a metallic material such as copper (Cu), aluminum (Al), tungsten (W), titanium (Ti), cobalt (Co), hafnium (Hf), or tantalum (Ta).
- diffusion preventing layers 15 A, 15 B, and 15 C between the interlayer insulating layer 13 A and the interlayer insulating layer 13 B, between the interlayer insulating layer 13 B and the interlayer insulating layer 13 C, between the interlayer insulating layer 13 C and the insulating layer 16 A, respectively.
- the diffusion preventing layers 15 A, 15 B, and 15 C prevent the diffusion of the metallic materials (e.g., copper (Cu)) included in the wiring lines 14 A, 14 B, and 14 C, the vias V 1 , V 2 , V 3 , and V 4 , and the pad portion 17 .
- the metallic materials e.g., copper (Cu)
- the diffusion preventing layers 15 A, 15 B, and 15 C are each formed by using, for example, SiOC, SiCN, SiC, AlNO, AlO x , and the like. There is provided an interlayer insulating layer 15 D between the insulating layer 16 A and the insulating layer 16 B.
- the protective layer 31 is provided on the back surface (surface 11 S 2 ) of the semiconductor substrate 11 .
- the protective layer 31 includes a material having light transmissivity and includes, for example, a single-layer film including any of SiO x , SiN x , SiON, and the like or a stacked film including two or more thereof.
- the color filters 33 and the on-chip lenses 34 are provided on the protective layer 31 .
- the color filters 33 are provided on the protective layer 31 .
- any of a red filter ( 33 R), a green filter ( 33 G), and a blue filter ( 33 B) is disposed for each pixel.
- These color filters 33 R, 33 G, and 33 B are provided in regular color arrangement (e.g., Bayer arrangement). Providing the color filters 33 like these allows the photodiodes provided on the semiconductor substrate 11 to obtain the respective pieces of light reception data of the colors corresponding to the color arrangement.
- the light-shielding films 32 are provided between the red filter ( 33 R), the green filter ( 33 G), and the blue filter ( 33 B). It is to be noted that there may be provided a white filter as the color filter 33 in addition to the red filter ( 33 R), the green filter ( 33 G), and the blue filter ( 33 B).
- the on-chip lens 34 has a function of condensing light, for example, on the photodiode provided for each pixel.
- a lens material include an organic material, a silicon oxide film (SiO 2 ), and the like.
- a circuit e.g., logic circuit
- a circuit including, for example, a plurality of transistors is formed on the front surface (surface 21 S 1 ) of a semiconductor substrate 21 of the logic substrate 20 .
- a multilayer wiring layer 24 above the semiconductor substrate 21 with an insulating layer 22 interposed therebetween.
- the pad portion 27 whose surface is joined to the sensor substrate 10 is provided.
- the semiconductor substrate 21 includes, for example, a silicon (Si) substrate. Although not illustrated, the semiconductor substrate 21 is provided with a transistor having, for example, a Si planar structure or a transistor such as a Fin-FET transistor having a three-dimensional structure.
- the insulating layer 22 is provided on the surface 21 S 1 of the semiconductor substrate 21 .
- the insulating layer 22 includes, for example, a single-layer film including one of SiO x , SiN x , SiON, and the like or a stacked film including two or more thereof as with the insulating layer 12 .
- An interlayer insulating layer 23 A, an interlayer insulating layer 23 B, an interlayer insulating layer 23 C, an interlayer insulating layer 23 D, and an interlayer insulating layer 23 E are provided on the insulating layer 22 .
- the interlayer insulating layer 23 A, the interlayer insulating layer 23 B, the interlayer insulating layer 23 C, the interlayer insulating layer 23 D, and the interlayer insulating layer 23 E are closer to the semiconductor substrate 21 in this order.
- the interlayer insulating layers 23 A, 23 B, 23 C, 23 D, and 23 E respectively have wiring lines 24 A, 24 B, 24 C, 24 D, and 24 E embedded therein.
- the interlayer insulating layers 23 A, 23 B, 23 C, 23 D, and 23 E are each formed by using a material having a lower relative dielectric constant than that of each of insulating layers 26 A, 26 B, and 26 C described below. Specifically, it is preferable that the interlayer insulating layers 23 A, 23 B, 23 C, 23 D, and 23 E be each formed by using a material having a relative dielectric constant of 1.5 or more and 3.8 or less. Examples include the above-described Low-k material.
- the interlayer insulating layers 23 A, 23 B, 23 C, 23 D, and 23 E each include a single-layer film including one of the above-described materials or a stacked film including two or more of these materials.
- the insulating layer 26 A, the insulating layer 26 B, and the insulating layer 26 C are provided in this order above the interlayer insulating layer 23 E and the wiring line 24 E exposed on the upper surface of the interlayer insulating layer 23 E.
- the insulating layer 26 A has a wiring line 24 F embedded therein.
- the insulating layer 26 A forms the multilayer wiring layer 24 along with the above-described wiring lines 24 A, 24 B, 24 C, 24 D, and 24 E.
- the pad portion 27 is embedded in the insulating layer 26 C.
- the pad portion 27 is exposed on the surface of the insulating layer 26 C. This pad portion 27 and the insulating layer 26 C form the junction surface (surface S 2 ) with the sensor substrate 10 .
- the insulating layers 26 A, 26 B, and 26 C are each formed by using, for example, a material having a relative dielectric constant of 4.0 or more and 8.0 or less. Examples of such a material include SiO x , SiN x , SiON, SiC, SiCN, and the like.
- the insulating layers 26 A, 26 B, and 26 C each include a single-layer film including one of the above-described materials or a stacked film including two or more of these materials. It is preferable that the pad portion 27 be formed to have a total film thickness of 1 ⁇ m or more with a via V 11 described below, for example.
- Each of various transistors and the wiring line 24 A provided to the semiconductor substrate 21 are coupled by a via V 5 .
- the wiring line 24 A and the wiring line 24 B are coupled by a via V 6 .
- the wiring line 24 B and the wiring line 24 C are coupled by a via V 7 .
- the wiring line 24 C and the wiring line 24 D are coupled by a via V 8 .
- the wiring line 24 D and the wiring line 24 E are coupled by a via V 9 .
- the wiring line 24 E and the wiring line 24 F are coupled by a via V 10 .
- the wiring line 24 F and the pad portion 27 are coupled by the via V 11 . This electrically couples the front surface (surface 21 S 1 ) of the semiconductor substrate 21 and the pad portion 27 .
- the wiring lines 24 A, 24 B, 24 C, 24 D, 24 E, and 24 F, the pad portion 27 , and the vias V 5 , V 6 , V 7 , V 8 , V 9 , V 10 , and V 11 each include, for example, a metallic material such as copper (Cu), aluminum (Al), tungsten (W), titanium (Ti), cobalt (Co), hafnium (Hf), or tantalum (Ta).
- a metallic material such as copper (Cu), aluminum (Al), tungsten (W), titanium (Ti), cobalt (Co), hafnium (Hf), or tantalum (Ta).
- diffusion preventing layers 25 A, 25 B, 25 C, 25 D, 25 E, and 25 F between the interlayer insulating layer 23 A and the interlayer insulating layer 23 B, between the interlayer insulating layer 23 C and the interlayer insulating layer 23 D, between the interlayer insulating layer 23 D and the interlayer insulating layer 23 E, between the interlayer insulating layer 23 E and the insulating layer 26 A, and between the insulating layer 26 A and the insulating layer 26 B.
- the diffusion preventing layers 25 A, 25 B, 25 C, 25 D, 25 E, and 25 F prevent the diffusion of metallic materials (e.g., copper (Cu)) included in the wiring lines 24 A, 24 B, 24 C, 24 D, and 24 E, the vias V 1 , V 2 , V 3 , V 4 , V 5 , V 6 , V 7 , V 8 , V 9 , V 10 , and V 11 , and the pad portion 27 .
- the diffusion preventing layers 25 A, 25 B, 25 C, 25 D, 25 E, and 25 F are each formed by using, for example, SiOC, SiCN, SiC, AlNO, AlO x , and the like.
- the sensor substrate 10 and the logic substrate 20 are joined together with the pad portion 17 and the pad portion 27 interposed therebetween.
- the pad portion 17 and the pad portion 27 are respectively provided on the surface S 1 and the surface S 2 that are junction surfaces. This electrically couples the front surface (surface 11 S 1 ) of the semiconductor substrate 11 and the front surface (surface 21 S 1 ) of the semiconductor substrate 21 .
- FIGS. 2 A to 2 E illustrate the method of manufacturing the semiconductor device 1 in order of steps.
- a SiO x film is, for example, formed on the semiconductor substrate 11 as the insulating layer 12 .
- the via V 1 , the interlayer insulating layer 13 A, the wiring line 14 A, the diffusion preventing layer 15 A, the via V 2 , the interlayer insulating layer 13 B, the wiring line 14 B, the diffusion preventing layer 15 B, the via V 3 , the interlayer insulating layer 13 C, the wiring line 14 C, and the diffusion preventing layer 15 C are formed in this order by using, for example, a Cu wiring process.
- the interlayer insulating layers 13 A, 13 B, and 13 C are formed by using, for example, SiOC.
- the wiring lines 14 A, 14 B, and 14 C are each formed under a wiring rule of a thickness of 250 nm or less, for example, and an L/S (line and space) of 120/120 or less, for example.
- the diffusion preventing layers 15 A, 15 B, and 15 C are each formed to have a thickness of 30 nm by using, for example, SiC.
- the insulating layer 16 A, the via V 4 , the interlayer insulating layer 15 D, the insulating layer 16 B, and the pad portion 17 are formed on the diffusion preventing layer 15 C by using a common dual damascene wiring method.
- the insulating layer 16 A is formed to have a thickness of 600 nm by using, for example, SiO x .
- the interlayer insulating layer 15 D is formed to have a thickness of 400 nm by using, for example, SiN x .
- the insulating layer 16 B is formed to have a thickness of 250 nm by using, for example, SiO x .
- the interlayer insulating layer 15 D is usable as an etching stopper film at the time of formation of the pad portion 17 .
- the via V 4 is formed to have a thickness of 850 nm, for example.
- the pad portion 17 is formed to have a thickness of 500 nm, for example. This causes the pad portion 17 and the via V 4 to have a total film thickness of 1 ⁇ m or more, securing the mechanical strength.
- a SiO x film is, for example, formed on the semiconductor substrate 21 as the insulating layer 22 .
- the via V 5 , the interlayer insulating layer 23 A, the wiring line 24 A, the diffusion preventing layer 25 A, the via V 6 , the interlayer insulating layer 23 B, the wiring line 24 B, the diffusion preventing layer 25 B, the via V 7 , the interlayer insulating layer 23 C, the wiring line 24 C, the diffusion preventing layer 25 C, the via V 8 , the interlayer insulating layer 23 D, the wiring line 24 D, the diffusion preventing layer 25 D, the via V 9 , the interlayer insulating layer 23 E, the wiring line 24 E, the diffusion preventing layer 25 E, the via V 10 , the insulating layer 26 A, the wiring line 24 F, and the diffusion preventing layer 25 F are formed in order by using, for example, a W wiring
- the interlayer insulating layers 23 A, 23 B, 23 C, 23 D, and 23 E are formed by using, for example, SiOC.
- the wiring lines 24 A, 24 B, 24 C, 24 D, and 24 E are each formed under a wiring rule of a thickness of 250 nm or less, for example, and an L/S (line and space) of 120/120 mm or less, for example.
- the diffusion preventing layers 25 A, 25 B, 25 C, 25 D, and 25 E are each formed to have a thickness of 30 nm by using, for example, SiC.
- the insulating layer 26 A is formed to have a thickness of 1500 nm by using, for example, SiO x .
- the diffusion preventing layer 25 E is formed to have a thickness of 50 nm by using, for example, SiN x .
- the via V 10 is formed to have a thickness of 600 nm, for example.
- the insulating layer 26 B, the via V 11 , the interlayer insulating layer 25 G, the insulating layer 26 C, and the pad portion 27 are formed on the diffusion preventing layer 25 F by using a common dual damascene wiring method.
- the insulating layer 26 B is formed to have a thickness of 600 nm by using, for example, SiO x .
- the interlayer insulating layer 25 G is formed to have a thickness of 400 nm by using, for example, SiN x .
- the insulating layer 26 C is formed to have a thickness of 250 nm by using, for example, SiO x .
- the interlayer insulating layer 25 G is usable as an etching stopper film at the time of formation of the pad portion 27 .
- the via V 11 is formed to have a thickness of 850 nm, for example.
- the pad portion 27 is formed to have a thickness of 500 nm, for example. This causes the pad portion 27 and the via V 11 to have a total film thickness of 1 ⁇ m or more, securing the mechanical strength.
- the junction surfaces are subjected to annealing treatment at 380° C. for about 2 hours for CuCu junction to join the sensor substrate 10 and the logic substrate 20 together.
- the semiconductor substrate 11 is reduced to about 3 ⁇ m in thickness by combining a common back grinding process and chemical mechanical polishing (Chemical Mechanical Polishing; CMP).
- CMP Chemical Mechanical Polishing
- the protective layer 31 , the light-shielding film 32 , the color filter 33 , and the on-chip lens 34 are formed in order. This completes the semiconductor device 1 illustrated in FIG. 1 .
- an image sensor has been reported that has a sensor substrate and a circuit substrate joined by CuCu junction.
- the sensor substrate includes a photoelectric conversion section.
- the circuit substrate includes a peripheral circuit portion.
- a film between wiring layers of the sensor substrate is formed by using a SiO 2 film.
- SiO 2 has a higher relative dielectric constant than that of a Low-k film used in an advanced logic product, for example. SiO 2 tends to cause wiring lines to have greater RC delay.
- the photoelectric conversion efficiency and the settling characteristics may decrease.
- a method of improving the wiring delay a method of forming a film between the wiring layers of the sensor substrate by using a Low-k film is considered.
- films between the wiring layers of the sensor substrate are all formed by using Low-k films, films may be peeled off from the CuCu junction because of insufficient mechanical strength while the semiconductor substrate is reduced in thickness.
- the upper surface (surface 14 S 1 on the junction surface (surface S 1 ) side) of the wiring line 14 C of the multilayer wiring layer 14 provided the closest to the junction surface (surface S 1 ) faces the diffusion preventing layer 15 C including a SiN x film and the insulating layer 16 A including a SiO 2 film.
- the lower surface (surface 14 S 2 opposed to the surface 14 S 1 ) of the wiring line 14 C is in contact with the interlayer insulating layer 13 C including a Low-k film.
- the interlayer insulating layers between the wiring lines 14 A to 14 C included in the multilayer wiring layer 14 provided to the sensor substrate 10 are each formed by using a Low-k material.
- the pad portion 17 included in the CuCu junction and the insulating layers 16 A and 16 B between the pad portion 17 and the wiring line 14 C provided in the uppermost layer of the multilayer wiring layer 14 are each formed by using, for example, a SiO 2 material.
- the insulating layers 16 A and 16 B included in the junction surface (surface S 1 ) each include, for example, a SiO 2 material offering high mechanical strength. This allows the mechanical strength of the junction surface to be secured.
- the interlayer insulating layers 13 A to 13 C included in the multilayer wiring layer 14 are all formed by using Low-k films each having a low relative dielectric constant. This allows the wiring delay in the sensor substrate 10 to be reduced.
- the insulating layers 16 A and 16 B included in the junction surface (surface S 1 ) are each formed by using an insulating material such as a SiO 2 material offering high mechanical strength. It is thus possible to reduce the occurrence of film peeling or the like.
- the pad portions 17 and 27 are each formed in the present embodiment by using a dual damascene wiring method. It is thus possible to form dummy pad portions on the junction surfaces (surface S 1 and surface S 2 ) of the sensor substrate 10 and the logic substrate 20 . Disposing dummy pads facilitates a Cu film to be formed that has uniform density. For example, it is possible to increase the performance of planarizing the junction surfaces by CMP or the like. This makes it possible to reduce the generation of voids at the junction portions, thereby enabling stable CuCu junction.
- FIG. 3 schematically illustrates a cross-sectional configuration of a semiconductor device (semiconductor device 2 ) according to a second embodiment of the present disclosure.
- the semiconductor device 2 is obtained by joining a plurality of substrates (two substrates here) by CuCu junction. In the plurality of respective substrates, functional elements, various circuits, and the like are formed.
- the semiconductor device 2 according to the present embodiment is different from the first embodiment in that pad portions 47 and 57 included in the CuCu junction are each formed by using a single damascene wiring method. The pad portions 47 and 57 are respectively provided to a sensor substrate 40 and a logic substrate 50 .
- the semiconductor device 2 is obtained by joining the sensor substrate 40 and the logic substrate 50 together at the pad portions 47 and 57 .
- the sensor substrate 40 is provided, for example, with a photodiode as a light receiving element.
- the logic substrate 50 for example, a logic circuit is formed.
- the pad portions 47 and 57 are provided on a surface S 3 and a surface S 4 that are the respective junction surfaces.
- the sensor substrate 40 is provided with the multilayer wiring layer 14 above the front surface (surface 11 S 1 ) of a semiconductor substrate 11 with an insulating layer 12 interposed therebetween.
- the semiconductor substrate 11 is provided, for example, with a photodiode as a light receiving section in a predetermined region included in each pixel.
- the photodiode has pn junction.
- the multilayer wiring layer 14 serves, for example, as a transmission path of charges generated by the photodiode.
- the pad portion 47 whose surface is joined to the logic substrate 50 is provided above the multilayer wiring layer 14 . This pad portion 47 forms the junction surface (surface S 3 ) along with the insulating layer 16 B provided therearound.
- the light-shielding film 32 , the color filter 33 , and the on-chip lens 34 are provided above the back surface (surface 11 S 2 ) of the semiconductor substrate 11 with the protective layer 31 interposed therebetween, for example.
- the pad portion 47 is exposed on the surface of the insulating layer 16 B.
- the pad portion 47 forms the junction surface (surface S 3 ) with the logic substrate 50 along with the insulating layer 16 B.
- the pad portion 47 penetrates the diffusion preventing layer 15 C provided on the wiring line 14 C included in the multilayer wiring layer 14 and the interlayer insulating layer 13 C, the insulating layer 16 A, the interlayer insulating layer 15 D, and the insulating layer 16 B and is electrically coupled to the wiring line 14 C directly.
- the pad portion 47 include, for example, a metallic material such as copper (Cu), aluminum (Al), tungsten (W), titanium (Ti), cobalt (Co), hafnium (Hf), or tantalum (Ta).
- a metallic material such as copper (Cu), aluminum (Al), tungsten (W), titanium (Ti), cobalt (Co), hafnium (Hf), or tantalum (Ta).
- the pad portion 47 is formed by using Cu. It is preferable that the pad portion 47 be formed to be 1 ⁇ m or more, for example.
- a circuit e.g., logic circuit
- a circuit including, for example, a plurality of transistors is formed on the front surface (surface 21 S 3 ) of the semiconductor substrate 21 of the logic substrate 50 .
- the multilayer wiring layer 24 is provided above the semiconductor substrate 21 with the insulating layer 22 interposed therebetween.
- the pad portion 57 whose surface is joined to the sensor substrate 40 is provided above the multilayer wiring layer 24 . This pad portion 57 forms the junction surface (surface S 4 ) along with the insulating layer 26 C provided therearound.
- the pad portion 57 is exposed on the surface of the insulating layer 26 C.
- the pad portion 57 forms the junction surface (surface S 4 ) with the sensor substrate 40 along with the insulating layer 26 C.
- the pad portion 57 penetrates the diffusion preventing layer 25 F provided on the wiring line 24 F included in the multilayer wiring layer 24 and the insulating layer 26 A, the insulating layer 26 B, the interlayer insulating layer 25 G, and the insulating layer 26 C and is electrically coupled to the wiring line 24 F directly.
- the pad portion 57 include, for example, a metallic material such as copper (Cu), aluminum (Al), tungsten (W), titanium (Ti), cobalt (Co), hafnium (Hf), or tantalum (Ta).
- the pad portion 57 is formed by using Cu. It is preferable that the pad portion 57 be formed to be 1 ⁇ m or more, for example.
- FIGS. 4 A to 4 E illustrate the method of manufacturing the semiconductor device 2 in order of steps.
- a SiO x film is, for example, formed on the semiconductor substrate 11 as the insulating layer 12 .
- the via V 1 , the interlayer insulating layer 13 A, the wiring line 14 A, the diffusion preventing layer 15 A, the via V 2 , the interlayer insulating layer 13 B, the wiring line 14 B, the diffusion preventing layer 15 B, the via V 3 , the interlayer insulating layer 13 C, the wiring line 14 C, and the diffusion preventing layer 15 C are formed in this order by using, for example, a W wiring process or a Cu wiring process.
- the interlayer insulating layers 13 A, 13 B, and 13 C are formed by using, for example, SiOC.
- the wiring lines 14 A, 14 B, and 14 C are each formed under a wiring rule of a thickness of 250 nm or less, for example, and an L/S (line and space) of 120/120 nm or less, for example.
- the diffusion preventing layers 15 A, 15 B, and 15 C are each formed to have a thickness of 30 nm by using, for example, SiC.
- the insulating layer 16 A is formed to have a thickness of 600 nm by using, for example, SiO x .
- the interlayer insulating layer 15 D is formed to have a thickness of 400 nm by using, for example, SiN x .
- the insulating layer 16 B is formed to have a thickness of 250 nm by using, for example, SiO x .
- the diffusion preventing layer 15 C is usable as an etching stopper film at the time of formation of the pad portion 47 .
- the pad portion 47 is formed to have a thickness of 1 ⁇ m or more, for example. This secures the mechanical strength of the junction surface with the logic substrate 50 and the area therearound.
- a SiO x film is, for example, formed on the semiconductor substrate 21 as the insulating layer 22 .
- the via V 5 , the interlayer insulating layer 23 A, the wiring line 24 A, the diffusion preventing layer 25 A, the via V 6 , the interlayer insulating layer 23 B, the wiring line 24 B, the diffusion preventing layer 25 B, the via V 7 , the interlayer insulating layer 23 C, the wiring line 24 C, the diffusion preventing layer 25 C, the via V 8 , the interlayer insulating layer 23 D, the wiring line 24 D, the diffusion preventing layer 25 D, the via V 9 , the interlayer insulating layer 23 E, the wiring line 24 E, the diffusion preventing layer 25 E, the via V 10 , the insulating layer 26 A, the wiring line 24 F, and the diffusion preventing layer 25 F are formed in order by using, for example, a W wiring
- the interlayer insulating layers 23 A, 23 B, 23 C, 23 D, and 23 E are formed by using, for example, SiOC.
- the wiring lines 24 A, 24 B, 24 C, 24 D, and 24 E are each formed under a wiring rule of a thickness of 250 nm or less, for example, and an L/S (line and space) of 120/120 nm or less, for example.
- the diffusion preventing layers 25 A, 25 B, 25 C, 25 D, and 25 E are each formed to have a thickness of 30 nm by using, for example, SiC.
- the insulating layer 26 A is formed to have a thickness of 1500 nm by using, for example, SiO x .
- the diffusion preventing layer 25 E is formed to have a thickness of 50 nm by using, for example, SiN x .
- the via V 10 is formed to have a thickness of 600 nm, for example.
- a through hole reaching the wiring line 24 F is formed by using a common single damascene process. Subsequently, for example, the through hole is filled with Cu to form the pad portion 57 .
- the insulating layer 26 B is formed to have a thickness of 600 nm by using, for example, SiO x .
- the interlayer insulating layer 25 G is formed to have a thickness of 400 nm by using, for example, SiN x .
- the insulating layer 26 C is formed to have a thickness of 250 nm by using, for example, SiO x .
- the diffusion preventing layer 25 F is usable as an etching stopper film at the time of formation of the pad portion 57 .
- the pad portion 57 is formed to have a thickness of 1 ⁇ m or more, for example. This secures the mechanical strength of the junction surface with the sensor substrate 40 and the area therearound.
- the junction surfaces are subjected to annealing treatment at 380° C. for about 2 hours for CuCu junction to bond the sensor substrate 40 and the logic substrate 50 together.
- the semiconductor substrate 11 is reduced to about 3 ⁇ m in thickness by combining a common back grinding process and CMP.
- the protective layer 31 , the light-shielding film 32 , the color filter 33 , and the on-chip lens 34 are formed in order. This completes the semiconductor device 2 illustrated in FIG. 3 .
- the pad portions 47 and 57 included in the CuCu junction are formed by using a single damascene wiring method. This makes it possible to reduce the number of manufacturing steps as compared with those of the semiconductor device 1 according to the first embodiment.
- FIG. 5 schematically illustrates a cross-sectional configuration of a semiconductor device (semiconductor device 3 ) according to a modification example 1 of the present disclosure.
- the semiconductor device 3 is obtained by joining a plurality of substrates (two substrates here) by CuCu junction. In the plurality of respective substrates, functional elements, various circuits, and the like are formed.
- the semiconductor device 3 according to the present modification example is different from the above-described first embodiment in that the interlayer insulating layers 13 A, 13 B, and 13 C around the wiring lines 14 A, 14 B, and 14 C included in the multilayer wiring layer 14 provided to the sensor substrate 10 are respectively provided with gaps G 1 , G 2 , and G 3 .
- the gaps G 1 , G 2 , and G 3 of the interlayer insulating layers 13 A, 13 B, and 13 C are each formable by using the following method.
- a predetermined region of the interlayer insulating layer 13 A is removed by etching and is then pinched off, for example by chemical vapor deposition (Chemical Vapor Deposition; CVD) to allow the gap G 1 to be formed in the interlayer insulating layer 13 A.
- CVD chemical Vapor Deposition
- the gap G 1 may be formed in the interlayer insulating layer 13 A by providing a through hole to the interlayer insulating layer 13 B higher than the gap G 1 and removing the interlayer insulating layer 13 A by etching from the through hole. It is possible to form the gap G 2 of the interlayer insulating layer 13 B and the gap G 3 of the interlayer insulating layer 13 C by using similar methods.
- the gaps G 1 , G 2 , and G 3 are formed in the interlayer insulating layers 13 A, 13 B, and 13 C each formed by using Low-k. This attains the effect of allowing the wiring delay to be further suppressed by providing a gap whose relative dielectric constant is lower than Low-k in addition to the effects of the above-described first embodiment.
- FIG. 5 illustrates examples of the pad portions 17 and 27 each formed by using a dual damascene wiring method, but this is not limitative.
- the present modification example is also applicable to a semiconductor device including the pad portions 47 and 57 each formed by using a single damascene wiring method as in the semiconductor device 2 according to the second embodiment.
- FIG. 6 schematically illustrates an example of a cross-sectional configuration of a semiconductor device (semiconductor device 4 ) according to a modification example 2 of the present disclosure.
- a DRAM substrate 60 is stacked along with the sensor substrate 10 and the logic substrate 20 .
- the semiconductor device 4 has a configuration in which the surface S 1 of the sensor substrate 10 and a surface S 5 of DRAM substrate are joined together by CuCu junction and the logic substrate 20 is joined to a surface S 6 side opposed to the surface S 5 of DRAM substrate 60 .
- the substrate joined to the sensor substrate 10 described in the above-described first embodiment or the like is not limited, for example, to the logic substrate 20 , but the sensor substrate 10 may be joined to another substrate such as the DRAM substrate 60 .
- FIG. 6 illustrates an example in which the sensor substrate 10 and the DRAM substrate 60 are joined together by CuCu junction, but the sensor substrate 10 and the logic substrate 20 may be bonded together by using CuCu junction and the DRAM substrate 60 may be bonded to the other surface of the logic substrate 20 , for example, as in a semiconductor device 5 illustrated in FIG. 7 .
- the DRAM substrate 60 may be joined, for example, by using bump technology, to the sensor substrate 10 and the logic substrate 20 joined together by using CuCu junction as in a semiconductor device 6 illustrated in FIG. 8 .
- the present disclosure has been described above with reference to the first and second embodiments and the modification examples 1 and 2, the present disclosure is not limited to the above-described embodiments and the like and may be modified in a variety of ways.
- a light receiving element including a photodiode is mounted as a functional element, but this is not limitative.
- a memory element or an antenna of a communication system may be mounted.
- a semiconductor device including:
- the semiconductor device according to (1) in which the second insulating layer is formed by using a material having a relative dielectric constant of 1.5 or more and 3.8 or less.
- the semiconductor device includes at least one of SiOC, SiOCH, porous silica, SiOF, inorganic SOG, organic SOG, or polyallyl ether.
- the semiconductor device according to any of (1) to (4), in which the first insulating layer is formed by using a material having a relative dielectric constant of 4.0 or more and 8.0 or less.
- the semiconductor device according to any of (1) to (5), in which the first insulating layer includes at least one of SiO, SiN, SiON, SiC, or SiCN.
- the semiconductor device according to any of (1) to (6), in which the first multilayer wiring layer including the first wiring line is formed under a wiring rule of an L/S (line and space) of 120/120 mm or less.
- the semiconductor device according to (8) in which the first junction portion and the via each have a dual damascene structure.
- the semiconductor device according to (8) in which the first junction portion and the via each have a single damascene structure.
- the semiconductor device according to any of (1) to (10), in which the first substrate further includes a functional element.
- a method of manufacturing a semiconductor device including:
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Electromagnetism (AREA)
- Ceramic Engineering (AREA)
- Geometry (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
A semiconductor device according to an embodiment of the present disclosure includes: a first substrate including a first junction portion; and a second substrate including a second junction portion. The second junction portion is joined to the first junction portion. The first substrate further includes a first multilayer wiring layer in which one surface of a first wiring line faces a first insulating layer and another surface opposed to the one surface is in contact with a second insulating layer. The first multilayer wiring layer is electrically coupled to the first junction portion via the first insulating layer. The first wiring line is formed closest to a junction surface with the second substrate. The second insulating layer has a lower relative dielectric constant than a relative dielectric constant of the first insulating layer.
Description
- This application is a continuation of U.S. patent application Ser. No. 17/254,960, filed Dec. 22, 2020, which is a national stage application under 35 U.S.C. 371 and claims the benefit of PCT Application No. PCT/JP2019/023103 having an international filing date of Jun. 11, 2019, which designated the United States, which PCT application claimed the benefit of Japanese Patent Application No. 2018-123927, filed Jun. 29, 2018, the entire disclosures of each of which are incorporated herein by reference.
- The present disclosure relates to a semiconductor device in which semiconductor substrates are joined to each other and a method of manufacturing the semiconductor device.
- In recent years, three-dimensionally structured semiconductor devices have been developed to decrease the size of semiconductor devices and increase the degree of integration. For example,
PTL 1 discloses a three-dimensionally structured semiconductor device in which a sensor substrate including a photoelectric converter and a circuit substrate including a peripheral circuit portion are joined by CuCu junction. -
- PTL 1: Japanese Unexamined Patent Application Publication No. 2014-187166
- Incidentally, in a semiconductor device (image sensor) in which substrates are joined by CuCu junction as described above, silicon oxide (SiO2) is generally used as inter-wiring materials included in wiring layers of the sensor substrate. SiO2 has a higher relative dielectric constant than that of a Low-k material used in an advanced logic product, for example. SiO2 tends to cause wiring lines to have greater RC delay. Therefore, semiconductor devices each having CuCu junction are required to reduce wiring delay.
- It is desirable to provide a semiconductor device and a method of manufacturing a semiconductor device each of which makes it possible to reduce wiring delay.
- A semiconductor device according to an embodiment of the present disclosure includes: a first substrate including a first junction portion; and a second substrate including a second junction portion. The second junction portion is joined to the first junction portion. The first substrate further includes a first multilayer wiring layer in which one surface of a first wiring line faces a first insulating layer and another surface opposed to the one surface is in contact with a second insulating layer. The first multilayer wiring layer is electrically coupled to the first junction portion via the first insulating layer. The first wiring line is formed closest to a junction surface with the second substrate. The second insulating layer has a lower relative dielectric constant than a relative dielectric constant of the first insulating layer.
- A method of manufacturing a semiconductor device according to an embodiment of the present disclosure includes: forming, in order, a first multilayer wiring layer and a first junction portion to form a first substrate in which one surface of a first wiring line of the first multilayer wiring layer faces a first insulating layer and another surface opposed to the one surface is in contact with a second insulating layer; and forming a second junction portion as a second substrate and then joining the first junction portion and the second junction portion together. The first multilayer wiring layer includes the second insulating layer as an interlayer insulating layer. The first junction portion has the first insulating layer around the first junction portion. The first wiring line is formed closest to the first junction portion. The second insulating layer has a lower relative dielectric constant than a relative dielectric constant of the first insulating layer.
- In the semiconductor device according to the embodiment of the present disclosure and the method of manufacturing the semiconductor device according to the embodiment, in the first substrate joined to the second substrate via the respective junction portions (first junction portion and second junction portion) provided thereto, one surface of the first wiring layer of the first multilayer wiring layer faces the first insulating layer and the other surface opposed to the one surface is in contact with the second insulating layer. The first multilayer wiring layer is electrically coupled to the first junction portion and provided with the first insulating layer interposed therebetween. The first wiring layer is formed the closest to the junction surface with the second substrate. The second insulating layer has a lower relative dielectric constant than that of the first insulating layer. All of the interlayer insulating layers of the multilayer wiring layer provided to the first substrate are thus formed by using insulating layers each having a low dielectric constant.
- The semiconductor device according to the embodiment of the present disclosure and the method of manufacturing the semiconductor device according to the embodiment cause one surface of the first wiring layer of the first multilayer wiring layer to face the first insulating layer provided around the first junction surface and cause the other surface opposed to the one surface to be in contact with the second insulating layer having a lower relative dielectric constant than that of the first insulating layer. The first multilayer wiring layer is provided to the first substrate. The first wiring layer is formed the closest to the junction surface with the second substrate. This makes it possible to form all of the interlayer insulating layers of the first multilayer wiring layer by using insulating layers each having a low relative dielectric constant. It is thus possible to reduce the wiring delay in the first multilayer wiring layer provided to the first substrate.
- It is to be noted that the effects described here are not necessarily limited, but any of effects described in the present disclosure may be included.
-
FIG. 1 is a cross-sectional schematic diagram illustrating a configuration of a semiconductor device according to a first embodiment of the present disclosure. -
FIG. 2A is a cross-sectional schematic diagram for describing a method of manufacturing the semiconductor device illustrated inFIG. 1 . -
FIG. 2B is a cross-sectional schematic diagram illustrating a step subsequent toFIG. 2A . -
FIG. 2C is a cross-sectional schematic diagram illustrating a step subsequent toFIG. 2B . -
FIG. 2D is a cross-sectional schematic diagram illustrating a step subsequent toFIG. 2C . -
FIG. 2E is a cross-sectional schematic diagram illustrating a step subsequent toFIG. 2D . -
FIG. 3 is a cross-sectional schematic diagram illustrating a configuration of a semiconductor device according to a second embodiment of the present disclosure. -
FIG. 4A is a cross-sectional schematic diagram for describing the method of manufacturing the semiconductor device illustrated inFIG. 1 . -
FIG. 4B is a cross-sectional schematic diagram illustrating a step subsequent toFIG. 4A . -
FIG. 4C is a cross-sectional schematic diagram illustrating a step subsequent toFIG. 4B . -
FIG. 4D is a cross-sectional schematic diagram illustrating a step subsequent toFIG. 4C . -
FIG. 4E is a cross-sectional schematic diagram illustrating a step subsequent toFIG. 4D . -
FIG. 5 is a cross-sectional schematic diagram illustrating a configuration of a semiconductor device according to a modification example 1 of the present disclosure. -
FIG. 6 is a cross-sectional schematic diagram illustrating an example of a configuration of a semiconductor device according to a modification example 2 of the present disclosure. -
FIG. 7 is a cross-sectional schematic diagram illustrating another example of the configuration of the semiconductor device according to the modification example 2 of the present disclosure. -
FIG. 8 is a cross-sectional schematic diagram illustrating another example of the configuration of the semiconductor device according to the modification example 2 of the present disclosure. - The following describes an embodiment of the present disclosure in detail with reference to the drawings. The following description is a specific example of the present disclosure, but the present disclosure is not limited to the following mode. In addition, the present disclosure does not also limit the disposition, dimensions, dimension ratios, and the like of respective components illustrated in the respective diagrams thereto. It is to be noted that description is given in the following order.
-
- 1. First Embodiment (Example of semiconductor device in which Low-k materials are used for all of the interlayer insulating layers of multilayer wiring layer)
- 1-1. Configuration of Semiconductor Device
- 1-2. Method of Manufacturing Semiconductor Device
- 1-3. Workings and Effects
- 2. Second Embodiment (Example of semiconductor device in which junction portion is configured as single damascene structure)
- 2-1. Configuration of Semiconductor Device
- 2-2. Method of Manufacturing Semiconductor Device
- 3. Modification Example 1 (Example of semiconductor device in which gap is provided in each interlayer insulating layer of the multilayer wiring layer)
- 4. Modification Example 2 (Example of Semiconductor Device in which DRAM is further stacked)
-
FIG. 1 schematically illustrates a cross-sectional configuration of a semiconductor device (semiconductor device 1) according to a first embodiment of the present disclosure. Thesemiconductor device 1 is obtained by joining a plurality of substrates (two substrates here) by CuCu junction. In the plurality of respective substrates, functional elements, various circuits, and the like are formed. In thesemiconductor device 1 according to the present embodiment, a sensor substrate 10 (first substrate) and a logic substrate 20 (second substrate) are joined together atpad portions 17 and 27 (first junction portion and second junction portion). For example, the sensor substrate 10 (first substrate) is provided with a photodiode as a light receiving element (sensor element). For example, in the logic substrate 20 (second substrate), a logic circuit of the light receiving element is formed. Thepad portions - The
semiconductor device 1 according to the present embodiment is formed to cause awiring line 14C (first wiring line) to have one surface (surface 14S1) face an insulatinglayer 16A and have the other surface (surface 14S2) face aninterlayer insulating layer 13C. Thewiring line 14C (first wiring line) is formed the closest to the surface S1 in amultilayer wiring layer 14 further provided to the sensor substrate 10 (first multilayer wiring layer). Themultilayer wiring layer 14 is electrically coupled to thepad portion 17. The other surface (surface 14S2) is opposed to the one surface (surface 14S1). - The
sensor substrate 10 is provided with themultilayer wiring layer 14 above the front surface (surface 11S1) of asemiconductor substrate 11 with an insulatinglayer 12 interposed therebetween. Thesemiconductor substrate 11 is provided, for example, with a photodiode as a light receiving section in a predetermined region included in each pixel. The photodiode has pn junction. Themultilayer wiring layer 14 serves, for example, as a transmission path of charges generated by the photodiode. Above themultilayer wiring layer 14, thepad portion 17 whose surface is joined to thelogic substrate 20 is provided. A light-shieldingfilm 32, acolor filter 33, and an on-chip lens 34 are provided above the back surface (surface 11S2) of thesemiconductor substrate 11 with aprotective layer 31 interposed therebetween, for example. - The
semiconductor substrate 11 includes, for example, an n-type silicon (Si) substrate and has a p-well 61 in a predetermined region. Although not illustrated, the surface 11S1 of thesemiconductor substrate 11 is provided, for example, with a floating diffusion (floating diffusion layer) FD, various transistors such as an amplifying transistor. - The insulating
layer 12 is provided on the surface 11S1 of thesemiconductor substrate 11. The insulatinglayer 12 includes, for example, a single-layer film including one of silicon oxide (SiOx), silicon nitride (SiNx), silicon oxynitride (SiON), and the like or a stacked film including two or more of them. - An interlayer insulating
layer 13A, aninterlayer insulating layer 13B, and the interlayer insulatinglayer 13C are provided on the insulatinglayer 12. The interlayer insulatinglayer 13A, theinterlayer insulating layer 13B, and the interlayer insulatinglayer 13C are closer to thesemiconductor substrate 11 in this order. Theinterlayer insulating layers wiring lines multilayer wiring layer 14. The wiring lines 14A, 14B, and 14C included in themultilayer wiring layer 14 are each formed under a wiring rule of an L/S (line and space) is 120/120 or less, for example. In addition, thewiring lines interlayer insulating layers layers interlayer insulating layers interlayer insulating layers - The insulating
layer 16A and the insulatinglayer 16B are provided in this order above theinterlayer insulating layer 13C and thewiring line 14C exposed on the upper surface of the interlayer insulatinglayer 13C. Thepad portion 17 is embedded in the insulatinglayer 16B. Thepad portion 17 is exposed on the surface of the insulatinglayer 16B. Thispad portion 17 and the insulatinglayer 16B form the junction surface (surface S1) with thelogic substrate 20. The insulatinglayers layers pad portion 17 be formed to have a total film thickness of 1 μm or more with a via V4 described below, for example. - A photodiode and the
wiring line 14A provided to thesemiconductor substrate 11 are coupled by a via V1. Thewiring line 14A and thewiring line 14B are coupled by a via V2. Thewiring line 14B and thewiring line 14C are coupled by a via V3. Thewiring line 14C and thepad portion 17 are coupled by the via V4. This electrically couples the front surface (surface 11S1) of thesemiconductor substrate 11 and thepad portion 17. The wiring lines 14A, 14B, and 14C, thepad portion 17, and the vias V1, V2, V3, and V4 each include, for example, a metallic material such as copper (Cu), aluminum (Al), tungsten (W), titanium (Ti), cobalt (Co), hafnium (Hf), or tantalum (Ta). - Further, there are provided
diffusion preventing layers layer 13A and the interlayer insulatinglayer 13B, between the interlayer insulatinglayer 13B and the interlayer insulatinglayer 13C, between the interlayer insulatinglayer 13C and the insulatinglayer 16A, respectively. Thediffusion preventing layers wiring lines pad portion 17. Thediffusion preventing layers interlayer insulating layer 15D between the insulatinglayer 16A and the insulatinglayer 16B. - The
protective layer 31 is provided on the back surface (surface 11S2) of thesemiconductor substrate 11. Theprotective layer 31 includes a material having light transmissivity and includes, for example, a single-layer film including any of SiOx, SiNx, SiON, and the like or a stacked film including two or more thereof. - The color filters 33 and the on-
chip lenses 34 are provided on theprotective layer 31. The color filters 33 are provided on theprotective layer 31. For example, any of a red filter (33R), a green filter (33G), and a blue filter (33B) is disposed for each pixel. Thesecolor filters color filters 33 like these allows the photodiodes provided on thesemiconductor substrate 11 to obtain the respective pieces of light reception data of the colors corresponding to the color arrangement. The light-shieldingfilms 32 are provided between the red filter (33R), the green filter (33G), and the blue filter (33B). It is to be noted that there may be provided a white filter as thecolor filter 33 in addition to the red filter (33R), the green filter (33G), and the blue filter (33B). - The on-
chip lens 34 has a function of condensing light, for example, on the photodiode provided for each pixel. Examples of a lens material include an organic material, a silicon oxide film (SiO2), and the like. - For example, a circuit (e.g., logic circuit) including, for example, a plurality of transistors is formed on the front surface (surface 21S1) of a
semiconductor substrate 21 of thelogic substrate 20. As an example, there is provided amultilayer wiring layer 24 above thesemiconductor substrate 21 with an insulatinglayer 22 interposed therebetween. Above themultilayer wiring layer 24, thepad portion 27 whose surface is joined to thesensor substrate 10 is provided. - The
semiconductor substrate 21 includes, for example, a silicon (Si) substrate. Although not illustrated, thesemiconductor substrate 21 is provided with a transistor having, for example, a Si planar structure or a transistor such as a Fin-FET transistor having a three-dimensional structure. - The insulating
layer 22 is provided on the surface 21S1 of thesemiconductor substrate 21. The insulatinglayer 22 includes, for example, a single-layer film including one of SiOx, SiNx, SiON, and the like or a stacked film including two or more thereof as with the insulatinglayer 12. - An interlayer insulating
layer 23A, aninterlayer insulating layer 23B, aninterlayer insulating layer 23C, aninterlayer insulating layer 23D, and an interlayer insulatinglayer 23E are provided on the insulatinglayer 22. The interlayer insulatinglayer 23A, theinterlayer insulating layer 23B, theinterlayer insulating layer 23C, theinterlayer insulating layer 23D, and the interlayer insulatinglayer 23E are closer to thesemiconductor substrate 21 in this order. Theinterlayer insulating layers wiring lines interlayer insulating layers layers interlayer insulating layers interlayer insulating layers - The insulating
layer 26A, the insulatinglayer 26B, and the insulatinglayer 26C are provided in this order above theinterlayer insulating layer 23E and thewiring line 24E exposed on the upper surface of the interlayer insulatinglayer 23E. The insulatinglayer 26A has awiring line 24F embedded therein. The insulatinglayer 26A forms themultilayer wiring layer 24 along with the above-describedwiring lines pad portion 27 is embedded in the insulatinglayer 26C. Thepad portion 27 is exposed on the surface of the insulatinglayer 26C. Thispad portion 27 and the insulatinglayer 26C form the junction surface (surface S2) with thesensor substrate 10. The insulating layers 26A, 26B, and 26C are each formed by using, for example, a material having a relative dielectric constant of 4.0 or more and 8.0 or less. Examples of such a material include SiOx, SiNx, SiON, SiC, SiCN, and the like. The insulating layers 26A, 26B, and 26C each include a single-layer film including one of the above-described materials or a stacked film including two or more of these materials. It is preferable that thepad portion 27 be formed to have a total film thickness of 1 μm or more with a via V11 described below, for example. - Each of various transistors and the
wiring line 24A provided to thesemiconductor substrate 21 are coupled by a via V5. Thewiring line 24A and thewiring line 24B are coupled by a via V6. Thewiring line 24B and thewiring line 24C are coupled by a via V7. Thewiring line 24C and thewiring line 24D are coupled by a via V8. Thewiring line 24D and thewiring line 24E are coupled by a via V9. Thewiring line 24E and thewiring line 24F are coupled by a via V10. Thewiring line 24F and thepad portion 27 are coupled by the via V11. This electrically couples the front surface (surface 21S1) of thesemiconductor substrate 21 and thepad portion 27. The wiring lines 24A, 24B, 24C, 24D, 24E, and 24F, thepad portion 27, and the vias V5, V6, V7, V8, V9, V10, and V11 each include, for example, a metallic material such as copper (Cu), aluminum (Al), tungsten (W), titanium (Ti), cobalt (Co), hafnium (Hf), or tantalum (Ta). - Further, there are respectively provided
diffusion preventing layers layer 23A and the interlayer insulatinglayer 23B, between the interlayer insulatinglayer 23C and the interlayer insulatinglayer 23D, between the interlayer insulatinglayer 23D and the interlayer insulatinglayer 23E, between the interlayer insulatinglayer 23E and the insulatinglayer 26A, and between the insulatinglayer 26A and the insulatinglayer 26B. Thediffusion preventing layers wiring lines pad portion 27. Thediffusion preventing layers interlayer insulating layer 25G between the insulatinglayer 26B and the insulatinglayer 26C. - The
sensor substrate 10 and thelogic substrate 20 are joined together with thepad portion 17 and thepad portion 27 interposed therebetween. Thepad portion 17 and thepad portion 27 are respectively provided on the surface S1 and the surface S2 that are junction surfaces. This electrically couples the front surface (surface 11S1) of thesemiconductor substrate 11 and the front surface (surface 21S1) of thesemiconductor substrate 21. - It is possible to manufacture the
semiconductor device 1 according to the present embodiment, for example, as follows. -
FIGS. 2A to 2E illustrate the method of manufacturing thesemiconductor device 1 in order of steps. First, as illustrated inFIG. 2A , after photodiodes are formed on thesemiconductor substrate 11 by using a common process, a SiOx film is, for example, formed on thesemiconductor substrate 11 as the insulatinglayer 12. Subsequently, the via V1, theinterlayer insulating layer 13A, thewiring line 14A, thediffusion preventing layer 15A, the via V2, theinterlayer insulating layer 13B, thewiring line 14B, thediffusion preventing layer 15B, the via V3, theinterlayer insulating layer 13C, thewiring line 14C, and thediffusion preventing layer 15C are formed in this order by using, for example, a Cu wiring process. Here, theinterlayer insulating layers diffusion preventing layers - Next, as illustrated in the
FIG. 2B , the insulatinglayer 16A, the via V4, theinterlayer insulating layer 15D, the insulatinglayer 16B, and thepad portion 17 are formed on thediffusion preventing layer 15C by using a common dual damascene wiring method. Here, the insulatinglayer 16A is formed to have a thickness of 600 nm by using, for example, SiOx. The interlayer insulatinglayer 15D is formed to have a thickness of 400 nm by using, for example, SiNx. The insulatinglayer 16B is formed to have a thickness of 250 nm by using, for example, SiOx. The interlayer insulatinglayer 15D is usable as an etching stopper film at the time of formation of thepad portion 17. The via V4 is formed to have a thickness of 850 nm, for example. Thepad portion 17 is formed to have a thickness of 500 nm, for example. This causes thepad portion 17 and the via V4 to have a total film thickness of 1 μm or more, securing the mechanical strength. - In addition, as illustrated in
FIG. 2C , after various transistors are formed on thesemiconductor substrate 21 by using a common process, a SiOx film is, for example, formed on thesemiconductor substrate 21 as the insulatinglayer 22. Subsequently, the via V5, theinterlayer insulating layer 23A, thewiring line 24A, thediffusion preventing layer 25A, the via V6, theinterlayer insulating layer 23B, thewiring line 24B, thediffusion preventing layer 25B, the via V7, theinterlayer insulating layer 23C, thewiring line 24C, thediffusion preventing layer 25C, the via V8, theinterlayer insulating layer 23D, thewiring line 24D, thediffusion preventing layer 25D, the via V9, theinterlayer insulating layer 23E, thewiring line 24E, thediffusion preventing layer 25E, the via V10, the insulatinglayer 26A, thewiring line 24F, and thediffusion preventing layer 25F are formed in order by using, for example, a W wiring process or a Cu wiring process. Here, theinterlayer insulating layers diffusion preventing layers layer 26A is formed to have a thickness of 1500 nm by using, for example, SiOx. Thediffusion preventing layer 25E is formed to have a thickness of 50 nm by using, for example, SiNx. The via V10 is formed to have a thickness of 600 nm, for example. - Next, as illustrated in the
FIG. 2D , the insulatinglayer 26B, the via V11, theinterlayer insulating layer 25G, the insulatinglayer 26C, and thepad portion 27 are formed on thediffusion preventing layer 25F by using a common dual damascene wiring method. Here, the insulatinglayer 26B is formed to have a thickness of 600 nm by using, for example, SiOx. The interlayer insulatinglayer 25G is formed to have a thickness of 400 nm by using, for example, SiNx. The insulatinglayer 26C is formed to have a thickness of 250 nm by using, for example, SiOx. The interlayer insulatinglayer 25G is usable as an etching stopper film at the time of formation of thepad portion 27. The via V11 is formed to have a thickness of 850 nm, for example. Thepad portion 27 is formed to have a thickness of 500 nm, for example. This causes thepad portion 27 and the via V11 to have a total film thickness of 1 μm or more, securing the mechanical strength. - Subsequently, as illustrated in
FIG. 2E , plasma activation treatment is performed on the junction surface (surface S1) of thesensor substrate 10 formed by using the insulatinglayer 16B and thepad portion 17 and the junction surface (surface S2) of thelogic substrate 20 formed by using the insulatinglayer 26C and thepad portion 27. Next, after the junction surface (surface S1) of thesensor substrate 10 and the junction surface (surface S2) of thelogic substrate 20 are temporarily joined together, the junction surfaces are subjected to annealing treatment at 380° C. for about 2 hours for CuCu junction to join thesensor substrate 10 and thelogic substrate 20 together. Afterward, thesemiconductor substrate 11 is reduced to about 3 μm in thickness by combining a common back grinding process and chemical mechanical polishing (Chemical Mechanical Polishing; CMP). Finally, theprotective layer 31, the light-shieldingfilm 32, thecolor filter 33, and the on-chip lens 34 are formed in order. This completes thesemiconductor device 1 illustrated inFIG. 1 . - As described above, in recent years, three-dimensionally structured semiconductor devices have been developed to decrease the size of semiconductor devices and increase the degree of integration. For example, an image sensor has been reported that has a sensor substrate and a circuit substrate joined by CuCu junction. The sensor substrate includes a photoelectric conversion section. The circuit substrate includes a peripheral circuit portion. In the image sensor having CuCu junction, generally, a film between wiring layers of the sensor substrate is formed by using a SiO2 film. SiO2 has a higher relative dielectric constant than that of a Low-k film used in an advanced logic product, for example. SiO2 tends to cause wiring lines to have greater RC delay.
- In a case where the wiring lines in the image sensor have greater RC delay, the photoelectric conversion efficiency and the settling characteristics may decrease. As a method of improving the wiring delay, a method of forming a film between the wiring layers of the sensor substrate by using a Low-k film is considered. However, in a case where the films between the wiring layers of the sensor substrate are all formed by using Low-k films, films may be peeled off from the CuCu junction because of insufficient mechanical strength while the semiconductor substrate is reduced in thickness.
- In contrast, in the
semiconductor device 1 according to the present embodiment, the upper surface (surface 14S1 on the junction surface (surface S1) side) of thewiring line 14C of themultilayer wiring layer 14 provided the closest to the junction surface (surface S1) faces thediffusion preventing layer 15C including a SiNx film and the insulatinglayer 16A including a SiO2 film. The lower surface (surface 14S2 opposed to the surface 14S1) of thewiring line 14C is in contact with the interlayer insulatinglayer 13C including a Low-k film. In other words, the interlayer insulating layers between thewiring lines 14A to 14C included in themultilayer wiring layer 14 provided to thesensor substrate 10 are each formed by using a Low-k material. Thepad portion 17 included in the CuCu junction and the insulatinglayers pad portion 17 and thewiring line 14C provided in the uppermost layer of themultilayer wiring layer 14 are each formed by using, for example, a SiO2 material. This allows theinterlayer insulating layers 13A to 13C included in themultilayer wiring layer 14 to be all formed by using Low-k films each having a low relative dielectric constant. In addition, the insulatinglayers - As described above, in the
semiconductor device 1 according to the present embodiment, theinterlayer insulating layers 13A to 13C included in themultilayer wiring layer 14 are all formed by using Low-k films each having a low relative dielectric constant. This allows the wiring delay in thesensor substrate 10 to be reduced. In addition, the insulatinglayers - It is to be noted that the
pad portions sensor substrate 10 and thelogic substrate 20. Disposing dummy pads facilitates a Cu film to be formed that has uniform density. For example, it is possible to increase the performance of planarizing the junction surfaces by CMP or the like. This makes it possible to reduce the generation of voids at the junction portions, thereby enabling stable CuCu junction. - Next, a second embodiment and modification examples (modification examples 1 and 2) are described. It is to be noted that components corresponding to those of the
semiconductor device 1 according to the above-described first embodiment are denoted with the same symbols for description. -
FIG. 3 schematically illustrates a cross-sectional configuration of a semiconductor device (semiconductor device 2) according to a second embodiment of the present disclosure. As with thesemiconductor device 1 according to the above-described first embodiment, thesemiconductor device 2 is obtained by joining a plurality of substrates (two substrates here) by CuCu junction. In the plurality of respective substrates, functional elements, various circuits, and the like are formed. Thesemiconductor device 2 according to the present embodiment is different from the first embodiment in thatpad portions pad portions sensor substrate 40 and alogic substrate 50. - The
semiconductor device 2 is obtained by joining thesensor substrate 40 and thelogic substrate 50 together at thepad portions sensor substrate 40 is provided, for example, with a photodiode as a light receiving element. In thelogic substrate 50, for example, a logic circuit is formed. Thepad portions - The
sensor substrate 40 is provided with themultilayer wiring layer 14 above the front surface (surface 11S1) of asemiconductor substrate 11 with an insulatinglayer 12 interposed therebetween. Thesemiconductor substrate 11 is provided, for example, with a photodiode as a light receiving section in a predetermined region included in each pixel. The photodiode has pn junction. Themultilayer wiring layer 14 serves, for example, as a transmission path of charges generated by the photodiode. Above themultilayer wiring layer 14, thepad portion 47 whose surface is joined to thelogic substrate 50 is provided. Thispad portion 47 forms the junction surface (surface S3) along with the insulatinglayer 16B provided therearound. The light-shieldingfilm 32, thecolor filter 33, and the on-chip lens 34 are provided above the back surface (surface 11S2) of thesemiconductor substrate 11 with theprotective layer 31 interposed therebetween, for example. - The
pad portion 47 is exposed on the surface of the insulatinglayer 16B. Thepad portion 47 forms the junction surface (surface S3) with thelogic substrate 50 along with the insulatinglayer 16B. Thepad portion 47 penetrates thediffusion preventing layer 15C provided on thewiring line 14C included in themultilayer wiring layer 14 and the interlayer insulatinglayer 13C, the insulatinglayer 16A, theinterlayer insulating layer 15D, and the insulatinglayer 16B and is electrically coupled to thewiring line 14C directly. As with thewiring lines pad portion 47 include, for example, a metallic material such as copper (Cu), aluminum (Al), tungsten (W), titanium (Ti), cobalt (Co), hafnium (Hf), or tantalum (Ta). Here, thepad portion 47 is formed by using Cu. It is preferable that thepad portion 47 be formed to be 1 μm or more, for example. - For example, a circuit (e.g., logic circuit) including, for example, a plurality of transistors is formed on the front surface (surface 21S3) of the
semiconductor substrate 21 of thelogic substrate 50. As an example, themultilayer wiring layer 24 is provided above thesemiconductor substrate 21 with the insulatinglayer 22 interposed therebetween. Above themultilayer wiring layer 24, thepad portion 57 whose surface is joined to thesensor substrate 40 is provided. Thispad portion 57 forms the junction surface (surface S4) along with the insulatinglayer 26C provided therearound. - The
pad portion 57 is exposed on the surface of the insulatinglayer 26C. Thepad portion 57 forms the junction surface (surface S4) with thesensor substrate 40 along with the insulatinglayer 26C. Thepad portion 57 penetrates thediffusion preventing layer 25F provided on thewiring line 24F included in themultilayer wiring layer 24 and the insulatinglayer 26A, the insulatinglayer 26B, theinterlayer insulating layer 25G, and the insulatinglayer 26C and is electrically coupled to thewiring line 24F directly. As with thewiring lines pad portion 57 include, for example, a metallic material such as copper (Cu), aluminum (Al), tungsten (W), titanium (Ti), cobalt (Co), hafnium (Hf), or tantalum (Ta). Here, thepad portion 57 is formed by using Cu. It is preferable that thepad portion 57 be formed to be 1 μm or more, for example. - It is possible to manufacture the
semiconductor device 2 according to the present embodiment, for example, as follows. -
FIGS. 4A to 4E illustrate the method of manufacturing thesemiconductor device 2 in order of steps. First, as illustrated inFIG. 4A , after photodiodes are formed on thesemiconductor substrate 11 by using a common process, a SiOx film is, for example, formed on thesemiconductor substrate 11 as the insulatinglayer 12. Subsequently, the via V1, theinterlayer insulating layer 13A, thewiring line 14A, thediffusion preventing layer 15A, the via V2, theinterlayer insulating layer 13B, thewiring line 14B, thediffusion preventing layer 15B, the via V3, theinterlayer insulating layer 13C, thewiring line 14C, and thediffusion preventing layer 15C are formed in this order by using, for example, a W wiring process or a Cu wiring process. Here, theinterlayer insulating layers diffusion preventing layers - Next, as illustrated in
FIG. 4B , after the insulatinglayer 16A, theinterlayer insulating layer 15D, and the insulatinglayer 16B are formed on thediffusion preventing layer 15C in order, a through hole reaching thewiring line 14C is formed by using a common single damascene wiring method. Subsequently, for example, the through hole is filled with Cu to form thepad portion 47. Here, the insulatinglayer 16A is formed to have a thickness of 600 nm by using, for example, SiOx. The interlayer insulatinglayer 15D is formed to have a thickness of 400 nm by using, for example, SiNx. The insulatinglayer 16B is formed to have a thickness of 250 nm by using, for example, SiOx. Thediffusion preventing layer 15C is usable as an etching stopper film at the time of formation of thepad portion 47. Thepad portion 47 is formed to have a thickness of 1 μm or more, for example. This secures the mechanical strength of the junction surface with thelogic substrate 50 and the area therearound. - In addition, as illustrated in
FIG. 4C , after various transistors are formed on thesemiconductor substrate 21 by using a common process, a SiOx film is, for example, formed on thesemiconductor substrate 21 as the insulatinglayer 22. Subsequently, the via V5, theinterlayer insulating layer 23A, thewiring line 24A, thediffusion preventing layer 25A, the via V6, theinterlayer insulating layer 23B, thewiring line 24B, thediffusion preventing layer 25B, the via V7, theinterlayer insulating layer 23C, thewiring line 24C, thediffusion preventing layer 25C, the via V8, theinterlayer insulating layer 23D, thewiring line 24D, thediffusion preventing layer 25D, the via V9, theinterlayer insulating layer 23E, thewiring line 24E, thediffusion preventing layer 25E, the via V10, the insulatinglayer 26A, thewiring line 24F, and thediffusion preventing layer 25F are formed in order by using, for example, a W wiring process or a Cu wiring process. Here, theinterlayer insulating layers diffusion preventing layers layer 26A is formed to have a thickness of 1500 nm by using, for example, SiOx. Thediffusion preventing layer 25E is formed to have a thickness of 50 nm by using, for example, SiNx. The via V10 is formed to have a thickness of 600 nm, for example. - Next, as illustrated in
FIG. 4D , after the insulatinglayer 26B, theinterlayer insulating layer 25G, and the insulatinglayer 26C are formed on thediffusion preventing layer 25F in order, a through hole reaching thewiring line 24F is formed by using a common single damascene process. Subsequently, for example, the through hole is filled with Cu to form thepad portion 57. Here, the insulatinglayer 26B is formed to have a thickness of 600 nm by using, for example, SiOx. The interlayer insulatinglayer 25G is formed to have a thickness of 400 nm by using, for example, SiNx. The insulatinglayer 26C is formed to have a thickness of 250 nm by using, for example, SiOx. Thediffusion preventing layer 25F is usable as an etching stopper film at the time of formation of thepad portion 57. Thepad portion 57 is formed to have a thickness of 1 μm or more, for example. This secures the mechanical strength of the junction surface with thesensor substrate 40 and the area therearound. - Subsequently, as illustrated in
FIG. 4E , plasma activation treatment is performed on the junction surface (surface S3) of thesensor substrate 40 formed by using the insulatinglayer 16B and thepad portion 47 and the junction surface (surface S4) of thelogic substrate 20 formed by using the insulatinglayer 26C and thepad portion 57. Next, after the junction surface (surface S3) of thesensor substrate 40 and the junction surface (surface S4) of thelogic substrate 50 are temporarily joined together, the junction surfaces are subjected to annealing treatment at 380° C. for about 2 hours for CuCu junction to bond thesensor substrate 40 and thelogic substrate 50 together. Afterward, thesemiconductor substrate 11 is reduced to about 3 μm in thickness by combining a common back grinding process and CMP. Finally, theprotective layer 31, the light-shieldingfilm 32, thecolor filter 33, and the on-chip lens 34 are formed in order. This completes thesemiconductor device 2 illustrated inFIG. 3 . - As described above, in the
semiconductor device 2 according to the present embodiment, thepad portions semiconductor device 1 according to the first embodiment. -
FIG. 5 schematically illustrates a cross-sectional configuration of a semiconductor device (semiconductor device 3) according to a modification example 1 of the present disclosure. As with thesemiconductor device 1 according to the above-described first embodiment, thesemiconductor device 3 is obtained by joining a plurality of substrates (two substrates here) by CuCu junction. In the plurality of respective substrates, functional elements, various circuits, and the like are formed. Thesemiconductor device 3 according to the present modification example is different from the above-described first embodiment in that theinterlayer insulating layers wiring lines multilayer wiring layer 14 provided to thesensor substrate 10 are respectively provided with gaps G1, G2, and G3. - The gaps G1, G2, and G3 of the
interlayer insulating layers layer 13A is removed by etching and is then pinched off, for example by chemical vapor deposition (Chemical Vapor Deposition; CVD) to allow the gap G1 to be formed in theinterlayer insulating layer 13A. Alternatively, for example, the gap G1 may be formed in theinterlayer insulating layer 13A by providing a through hole to theinterlayer insulating layer 13B higher than the gap G1 and removing the interlayer insulatinglayer 13A by etching from the through hole. It is possible to form the gap G2 of the interlayer insulatinglayer 13B and the gap G3 of the interlayer insulatinglayer 13C by using similar methods. - As described above, in the present modification example, for example, the gaps G1, G2, and G3 are formed in the
interlayer insulating layers - It is to be noted that
FIG. 5 illustrates examples of thepad portions pad portions semiconductor device 2 according to the second embodiment. -
FIG. 6 schematically illustrates an example of a cross-sectional configuration of a semiconductor device (semiconductor device 4) according to a modification example 2 of the present disclosure. In thesemiconductor device 4, aDRAM substrate 60 is stacked along with thesensor substrate 10 and thelogic substrate 20. Thesemiconductor device 4 has a configuration in which the surface S1 of thesensor substrate 10 and a surface S5 of DRAM substrate are joined together by CuCu junction and thelogic substrate 20 is joined to a surface S6 side opposed to the surface S5 ofDRAM substrate 60. In this way, the substrate joined to thesensor substrate 10 described in the above-described first embodiment or the like is not limited, for example, to thelogic substrate 20, but thesensor substrate 10 may be joined to another substrate such as theDRAM substrate 60. - In addition,
FIG. 6 illustrates an example in which thesensor substrate 10 and theDRAM substrate 60 are joined together by CuCu junction, but thesensor substrate 10 and thelogic substrate 20 may be bonded together by using CuCu junction and theDRAM substrate 60 may be bonded to the other surface of thelogic substrate 20, for example, as in asemiconductor device 5 illustrated inFIG. 7 . - Further, the
DRAM substrate 60 may be joined, for example, by using bump technology, to thesensor substrate 10 and thelogic substrate 20 joined together by using CuCu junction as in asemiconductor device 6 illustrated inFIG. 8 . - Although the present disclosure has been described above with reference to the first and second embodiments and the modification examples 1 and 2, the present disclosure is not limited to the above-described embodiments and the like and may be modified in a variety of ways. For example, in the above-described embodiments and the like, an example has been demonstrated in which a light receiving element including a photodiode is mounted as a functional element, but this is not limitative. A memory element or an antenna of a communication system may be mounted.
- It is to be noted that the effects described in the present specification are merely illustrative and non-limiting, and there may be other effects. In addition, the present technology may have the following configurations.
- (1)
- A semiconductor device including:
-
- a first substrate including a first junction portion; and
- a second substrate including a second junction portion, the second junction portion being joined to the first junction portion, in which
- the first substrate further includes a first multilayer wiring layer in which one surface of a first wiring line faces a first insulating layer and another surface opposed to the one surface is in contact with a second insulating layer, the first multilayer wiring layer being electrically coupled to the first junction portion via the first insulating layer, the first wiring line being formed closest to a junction surface with the second substrate, the second insulating layer having a lower relative dielectric constant than a relative dielectric constant of the first insulating layer.
(2)
- The semiconductor device according to (1), in which the second insulating layer is formed by using a material having a relative dielectric constant of 1.5 or more and 3.8 or less.
- (3)
- The semiconductor device according to (1) or (2), in which the second insulating layer is formed by using a Low-k material.
- (4)
- The semiconductor device according to any of (1) to (3), in which the second insulating layer includes at least one of SiOC, SiOCH, porous silica, SiOF, inorganic SOG, organic SOG, or polyallyl ether.
- (5)
- The semiconductor device according to any of (1) to (4), in which the first insulating layer is formed by using a material having a relative dielectric constant of 4.0 or more and 8.0 or less.
- (6)
- The semiconductor device according to any of (1) to (5), in which the first insulating layer includes at least one of SiO, SiN, SiON, SiC, or SiCN.
- (7)
- The semiconductor device according to any of (1) to (6), in which the first multilayer wiring layer including the first wiring line is formed under a wiring rule of an L/S (line and space) of 120/120 mm or less.
- (8)
- The semiconductor device according to any of (1) to (7), in which
-
- the first junction portion and the first wiring line are coupled through a via, and
- the first junction portion and the via have a total film thickness of 1 μm or more.
(9)
- The semiconductor device according to (8), in which the first junction portion and the via each have a dual damascene structure.
- (10)
- The semiconductor device according to (8), in which the first junction portion and the via each have a single damascene structure.
- The semiconductor device according to any of (1) to (10), in which the first substrate further includes a functional element.
- (12)
- The semiconductor device according to (11), in which the functional element is a sensor element.
- (13)
- A method of manufacturing a semiconductor device, the method including:
-
- forming, in order, a first multilayer wiring layer and a first junction portion to form a first substrate in which one surface of a first wiring line of the first multilayer wiring layer faces a first insulating layer and another surface opposed to the one surface is in contact with a second insulating layer, the first multilayer wiring layer including the second insulating layer as an interlayer insulating layer, the first junction portion having the first insulating layer around the first junction portion, the first wiring line being formed closest to the first junction portion, the second insulating layer having a lower relative dielectric constant than a relative dielectric constant of the first insulating layer; and
- forming a second junction portion as a second substrate and then joining the first junction portion and the second junction portion together.
(14)
- The method of manufacturing the semiconductor device according to (13), in which a via is formed by using a dual damascene wiring method, the via coupling the first junction portion and the first wiring line of the first multilayer wiring layer.
- (15)
- The method of manufacturing the semiconductor device according to (13), in which a via is formed by using a single damascene wiring method, the via coupling the first junction portion and the first wiring line of the first multilayer wiring layer.
- This application claims the priority on the basis of Japanese Patent Application No. 2018-123927 filed with Japan Patent Office on Jun. 19, 2018, the entire contents of which are incorporated in this application by reference.
- It should be understood by those skilled in the art that various modifications, combinations, sub-combinations, and alterations may occur depending on design requirements and other factors insofar as they are within the scope of the appended claims or the equivalents thereof.
Claims (15)
1. A semiconductor device comprising:
a first substrate including a first junction portion; and
a second substrate including a second junction portion, the second junction portion being joined to the first junction portion, wherein
the first substrate further includes a first multilayer wiring layer in which one surface of a first wiring line faces a first insulating layer and another surface opposed to the one surface is in contact with a second insulating layer, the first multilayer wiring layer being electrically coupled to the first junction portion via the first insulating layer, the first wiring line being formed closest to a junction surface with the second substrate, the second insulating layer having a lower relative dielectric constant than a relative dielectric constant of the first insulating layer.
2. The semiconductor device according to claim 1 , wherein the second insulating layer is formed by using a material having a relative dielectric constant of 1.5 or more and 3.8 or less.
3. The semiconductor device according to claim 1 , wherein the second insulating layer is formed by using a Low-k material.
4. The semiconductor device according to claim 1 , wherein the second insulating layer includes at least one of SiOC, SiOCH, porous silica, SiOF, inorganic SOG, organic SOG, or polyallyl ether.
5. The semiconductor device according to claim 1 , wherein the first insulating layer is formed by using a material having a relative dielectric constant of 4.0 or more and 8.0 or less.
6. The semiconductor device according to claim 1 , wherein the first insulating layer includes at least one of SiO, SiN, SiON, SiC, or SiCN.
7. The semiconductor device according to claim 1 , wherein the first multilayer wiring layer including the first wiring line is formed under a wiring rule of an L/S (line and space) of 120/120 mm or less.
8. The semiconductor device according to claim 1 , wherein
the first junction portion and the first wiring line are coupled through a via, and
the first junction portion and the via have a total film thickness of 1 μm or more.
9. The semiconductor device according to claim 8 , wherein the first junction portion and the via each have a dual damascene structure.
10. The semiconductor device according to claim 8 , wherein the first junction portion and the via each have a single damascene structure.
11. The semiconductor device according to claim 1 , wherein the first substrate further includes a functional element.
12. The semiconductor device according to claim 11 , wherein the functional element is a sensor element.
13. A method of manufacturing a semiconductor device, the method comprising:
forming, in order, a first multilayer wiring layer and a first junction portion to form a first substrate in which one surface of a first wiring line of the first multilayer wiring layer faces a first insulating layer and another surface opposed to the one surface is in contact with a second insulating layer, the first multilayer wiring layer including the second insulating layer as an interlayer insulating layer, the first junction portion having the first insulating layer around the first junction portion, the first wiring line being formed closest to the first junction portion, the second insulating layer having a lower relative dielectric constant than a relative dielectric constant of the first insulating layer; and
forming a second junction portion as a second substrate and then joining the first junction portion and the second junction portion together.
14. The method of manufacturing the semiconductor device according to claim 13 , wherein a via is formed by using a dual damascene wiring method, the via coupling the first junction portion and the first wiring line of the first multilayer wiring layer.
15. The method of manufacturing the semiconductor device according to claim 13 , wherein a via is formed by using a single damascene wiring method, the via coupling the first junction portion and the first wiring line of the first multilayer wiring layer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US18/351,946 US20230361047A1 (en) | 2018-06-29 | 2023-07-13 | Semiconductor device and method of manufacturing semiconductor device |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2018123927 | 2018-06-29 | ||
JP2018-123927 | 2018-06-29 | ||
PCT/JP2019/023103 WO2020004011A1 (en) | 2018-06-29 | 2019-06-11 | Semiconductor device and semiconductor device manufacturing method |
US202017254960A | 2020-12-22 | 2020-12-22 | |
US18/351,946 US20230361047A1 (en) | 2018-06-29 | 2023-07-13 | Semiconductor device and method of manufacturing semiconductor device |
Related Parent Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2019/023103 Continuation WO2020004011A1 (en) | 2018-06-29 | 2019-06-11 | Semiconductor device and semiconductor device manufacturing method |
US17/254,960 Continuation US11749609B2 (en) | 2018-06-29 | 2019-06-11 | Semiconductor device and method of manufacturing semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20230361047A1 true US20230361047A1 (en) | 2023-11-09 |
Family
ID=68986426
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/254,960 Active US11749609B2 (en) | 2018-06-29 | 2019-06-11 | Semiconductor device and method of manufacturing semiconductor device |
US18/351,946 Pending US20230361047A1 (en) | 2018-06-29 | 2023-07-13 | Semiconductor device and method of manufacturing semiconductor device |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/254,960 Active US11749609B2 (en) | 2018-06-29 | 2019-06-11 | Semiconductor device and method of manufacturing semiconductor device |
Country Status (4)
Country | Link |
---|---|
US (2) | US11749609B2 (en) |
CN (1) | CN112368821A (en) |
DE (1) | DE112019003284T5 (en) |
WO (1) | WO2020004011A1 (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPWO2022249596A1 (en) * | 2021-05-26 | 2022-12-01 | ||
JP2022184222A (en) * | 2021-05-31 | 2022-12-13 | ソニーセミコンダクタソリューションズ株式会社 | Imaging element |
JPWO2023058336A1 (en) * | 2021-10-08 | 2023-04-13 |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003023073A (en) * | 2001-07-06 | 2003-01-24 | Toshiba Corp | Semiconductor device and manufacturing method therefor |
US6762076B2 (en) * | 2002-02-20 | 2004-07-13 | Intel Corporation | Process of vertically stacking multiple wafers supporting different active integrated circuit (IC) devices |
TWI300971B (en) | 2002-04-12 | 2008-09-11 | Hitachi Ltd | Semiconductor device |
WO2007055010A1 (en) * | 2005-11-10 | 2007-05-18 | Renesas Technology Corp. | Semiconductor device manufacturing method and semiconductor device |
JP2008042077A (en) * | 2006-08-09 | 2008-02-21 | Renesas Technology Corp | Semiconductor device and production method therefor |
JP2009147218A (en) | 2007-12-17 | 2009-07-02 | Toshiba Corp | Semiconductor device, and method for manufacturing the same |
JP2010021401A (en) | 2008-07-11 | 2010-01-28 | Fujitsu Microelectronics Ltd | Semiconductor device and method of manufacturing the same |
US8159060B2 (en) * | 2009-10-29 | 2012-04-17 | International Business Machines Corporation | Hybrid bonding interface for 3-dimensional chip integration |
JP5696513B2 (en) * | 2011-02-08 | 2015-04-08 | ソニー株式会社 | SOLID-STATE IMAGING DEVICE, ITS MANUFACTURING METHOD, AND ELECTRONIC DEVICE |
KR102378636B1 (en) * | 2011-05-24 | 2022-03-25 | 소니그룹주식회사 | Semiconductor device |
JP5919653B2 (en) | 2011-06-09 | 2016-05-18 | ソニー株式会社 | Semiconductor device |
KR101240537B1 (en) * | 2012-05-07 | 2013-03-11 | (주)실리콘화일 | Manufacture method for image sensor having 3 dimension structure |
JP2016051834A (en) * | 2014-09-01 | 2016-04-11 | イビデン株式会社 | Printed wiring board and manufacturing method of the same |
CN111883501A (en) * | 2015-05-18 | 2020-11-03 | 索尼公司 | Semiconductor device and imaging device |
JP2018092991A (en) | 2016-11-30 | 2018-06-14 | キヤノン株式会社 | Semiconductor device, electronic apparatus, semiconductor device manufacturing method, wafer and wafer manufacturing method |
CN117558737A (en) * | 2017-04-04 | 2024-02-13 | 索尼半导体解决方案公司 | Solid-state image pickup device and electronic apparatus |
JP7273488B2 (en) * | 2018-12-04 | 2023-05-15 | ソニーセミコンダクタソリューションズ株式会社 | Semiconductor devices and electronic equipment |
JPWO2020262131A1 (en) * | 2019-06-26 | 2020-12-30 |
-
2019
- 2019-06-11 US US17/254,960 patent/US11749609B2/en active Active
- 2019-06-11 DE DE112019003284.4T patent/DE112019003284T5/en active Pending
- 2019-06-11 WO PCT/JP2019/023103 patent/WO2020004011A1/en active Application Filing
- 2019-06-11 CN CN201980042098.8A patent/CN112368821A/en active Pending
-
2023
- 2023-07-13 US US18/351,946 patent/US20230361047A1/en active Pending
Also Published As
Publication number | Publication date |
---|---|
WO2020004011A1 (en) | 2020-01-02 |
DE112019003284T5 (en) | 2021-04-01 |
US20210183778A1 (en) | 2021-06-17 |
TW202013601A (en) | 2020-04-01 |
CN112368821A (en) | 2021-02-12 |
US11749609B2 (en) | 2023-09-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10510729B2 (en) | 3DIC interconnect apparatus and method | |
US20230378139A1 (en) | 3DIC Interconnect Apparatus and Method | |
US20230361047A1 (en) | Semiconductor device and method of manufacturing semiconductor device | |
US10840287B2 (en) | 3DIC interconnect apparatus and method | |
US10092768B2 (en) | Interconnect structure and method of forming same | |
US9929050B2 (en) | Mechanisms for forming three-dimensional integrated circuit (3DIC) stacking structure | |
CN101771018B (en) | Through-silicon via with air gap | |
US9425150B2 (en) | Multi-via interconnect structure and method of manufacture | |
US9691733B1 (en) | Bonded semiconductor structure and method for forming the same | |
US8993411B2 (en) | Method for forming pad in wafer with three-dimensional stacking structure | |
JP2010166052A (en) | Through-silicon via with low-k dielectric liner | |
CN112349736A (en) | Semiconductor device structure and manufacturing method thereof | |
US12002761B2 (en) | Semiconductor device, stacked semiconductor device and manufacturing method of semiconductor device | |
TW202021149A (en) | Semiconductor structure and method of forming same | |
TWI406401B (en) | Semiconductor device and method of manufacturing the same | |
TWI843735B (en) | Semiconductor device and method for manufacturing semiconductor device | |
TWI803238B (en) | Optical semiconductor device with integrated dies | |
TWI817390B (en) | Optical semiconductor device with composite intervening structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SONY SEMICONDUCTOR SOLUTIONS CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KAWASHIMA, HIROYUKI;NAKAMURA, RYOICHI;KAGAWA, YOSHIHISA;AND OTHERS;SIGNING DATES FROM 20201106 TO 20210329;REEL/FRAME:064247/0745 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |