US20230304156A1 - Wafer level uniformity control in remote plasma film deposition - Google Patents
Wafer level uniformity control in remote plasma film deposition Download PDFInfo
- Publication number
- US20230304156A1 US20230304156A1 US18/327,558 US202318327558A US2023304156A1 US 20230304156 A1 US20230304156 A1 US 20230304156A1 US 202318327558 A US202318327558 A US 202318327558A US 2023304156 A1 US2023304156 A1 US 2023304156A1
- Authority
- US
- United States
- Prior art keywords
- pedestal
- wafer
- top surface
- assembly
- mesa
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000008021 deposition Effects 0.000 title description 32
- NJPPVKZQTLUDBO-UHFFFAOYSA-N novaluron Chemical compound C1=C(Cl)C(OC(F)(F)C(OC(F)(F)F)F)=CC=C1NC(=O)NC(=O)C1=C(F)C=CC=C1F NJPPVKZQTLUDBO-UHFFFAOYSA-N 0.000 claims abstract description 451
- 238000000034 method Methods 0.000 claims abstract description 28
- 230000008569 process Effects 0.000 claims abstract description 24
- 239000000463 material Substances 0.000 claims description 38
- 238000007789 sealing Methods 0.000 claims description 16
- 229910052782 aluminium Inorganic materials 0.000 claims description 9
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 9
- 239000011521 glass Substances 0.000 claims description 8
- RUDFQVOCFDJEEF-UHFFFAOYSA-N yttrium(III) oxide Inorganic materials [O-2].[O-2].[O-2].[Y+3].[Y+3] RUDFQVOCFDJEEF-UHFFFAOYSA-N 0.000 claims description 7
- 125000006850 spacer group Chemical group 0.000 claims description 6
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 claims description 5
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 claims 2
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 claims 2
- 229910010271 silicon carbide Inorganic materials 0.000 claims 2
- 238000000151 deposition Methods 0.000 abstract description 37
- 238000012545 processing Methods 0.000 description 56
- 239000010408 film Substances 0.000 description 48
- 239000007789 gas Substances 0.000 description 41
- 239000000758 substrate Substances 0.000 description 25
- 239000002243 precursor Substances 0.000 description 22
- 238000004804 winding Methods 0.000 description 17
- 238000000231 atomic layer deposition Methods 0.000 description 16
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 14
- 230000001737 promoting effect Effects 0.000 description 12
- 230000006872 improvement Effects 0.000 description 11
- 230000000694 effects Effects 0.000 description 10
- 230000005684 electric field Effects 0.000 description 7
- 239000000919 ceramic Substances 0.000 description 6
- 239000000356 contaminant Substances 0.000 description 6
- 230000001419 dependent effect Effects 0.000 description 6
- 229910017107 AlOx Inorganic materials 0.000 description 5
- 230000004323 axial length Effects 0.000 description 5
- 239000003990 capacitor Substances 0.000 description 5
- 230000001276 controlling effect Effects 0.000 description 5
- 238000009826 distribution Methods 0.000 description 5
- 238000011065 in-situ storage Methods 0.000 description 5
- 238000002347 injection Methods 0.000 description 5
- 239000007924 injection Substances 0.000 description 5
- 239000004065 semiconductor Substances 0.000 description 5
- 230000015572 biosynthetic process Effects 0.000 description 4
- 238000000576 coating method Methods 0.000 description 4
- 150000002500 ions Chemical class 0.000 description 4
- 238000012423 maintenance Methods 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- 239000000203 mixture Substances 0.000 description 4
- 238000010926 purge Methods 0.000 description 4
- 239000010453 quartz Substances 0.000 description 4
- 230000006798 recombination Effects 0.000 description 4
- 238000005215 recombination Methods 0.000 description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 241000894007 species Species 0.000 description 4
- 239000013590 bulk material Substances 0.000 description 3
- 238000011109 contamination Methods 0.000 description 3
- 230000008878 coupling Effects 0.000 description 3
- 238000010168 coupling process Methods 0.000 description 3
- 238000005859 coupling reaction Methods 0.000 description 3
- 238000005137 deposition process Methods 0.000 description 3
- 239000012636 effector Substances 0.000 description 3
- 230000000737 periodic effect Effects 0.000 description 3
- 230000000284 resting effect Effects 0.000 description 3
- 229910052594 sapphire Inorganic materials 0.000 description 3
- 239000010980 sapphire Substances 0.000 description 3
- 229910017083 AlN Inorganic materials 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 230000000712 assembly Effects 0.000 description 2
- 238000000429 assembly Methods 0.000 description 2
- 238000000277 atomic layer chemical vapour deposition Methods 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 230000000903 blocking effect Effects 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 238000004590 computer program Methods 0.000 description 2
- 238000013500 data storage Methods 0.000 description 2
- 238000006731 degradation reaction Methods 0.000 description 2
- 230000006866 deterioration Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 239000006185 dispersion Substances 0.000 description 2
- 238000006073 displacement reaction Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 229910052732 germanium Inorganic materials 0.000 description 2
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 2
- 239000010410 layer Substances 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- 238000002161 passivation Methods 0.000 description 2
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 2
- 230000001105 regulatory effect Effects 0.000 description 2
- 230000000630 rising effect Effects 0.000 description 2
- 238000000926 separation method Methods 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 239000002356 single layer Substances 0.000 description 2
- 239000010409 thin film Substances 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 235000002595 Solanum tuberosum Nutrition 0.000 description 1
- 244000061456 Solanum tuberosum Species 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 238000004380 ashing Methods 0.000 description 1
- 239000006227 byproduct Substances 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000001816 cooling Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 230000007797 corrosion Effects 0.000 description 1
- 238000005260 corrosion Methods 0.000 description 1
- 238000000354 decomposition reaction Methods 0.000 description 1
- 238000010494 dissociation reaction Methods 0.000 description 1
- 230000005593 dissociations Effects 0.000 description 1
- 230000008030 elimination Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000010348 incorporation Methods 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000007935 neutral effect Effects 0.000 description 1
- 229910052755 nonmetal Inorganic materials 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 230000000704 physical effect Effects 0.000 description 1
- 238000001020 plasma etching Methods 0.000 description 1
- 238000007750 plasma spraying Methods 0.000 description 1
- 238000003672 processing method Methods 0.000 description 1
- 239000000047 product Substances 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 230000001629 suppression Effects 0.000 description 1
- 238000006557 surface reaction Methods 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Images
Classifications
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
- C23C16/50—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating using electric discharges
- C23C16/513—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating using electric discharges using plasma jets
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
- C23C16/458—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for supporting substrates in the reaction chamber
- C23C16/4582—Rigid and flat substrates, e.g. plates or discs
- C23C16/4583—Rigid and flat substrates, e.g. plates or discs the substrate being supported substantially horizontally
- C23C16/4585—Devices at or outside the perimeter of the substrate support, e.g. clamping rings, shrouds
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
- C23C16/455—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for introducing gases into reaction chamber or for modifying gas flows in reaction chamber
- C23C16/45523—Pulsed gas flow or change of composition over time
- C23C16/45525—Atomic layer deposition [ALD]
- C23C16/45544—Atomic layer deposition [ALD] characterized by the apparatus
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
- C23C16/458—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for supporting substrates in the reaction chamber
- C23C16/4581—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for supporting substrates in the reaction chamber characterised by material of construction or surface finish of the means for supporting the substrate
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
- C23C16/458—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for supporting substrates in the reaction chamber
- C23C16/4582—Rigid and flat substrates, e.g. plates or discs
- C23C16/4583—Rigid and flat substrates, e.g. plates or discs the substrate being supported substantially horizontally
- C23C16/4586—Elements in the interior of the support, e.g. electrodes, heating or cooling devices
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
- C23C16/50—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating using electric discharges
- C23C16/505—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating using electric discharges using radio frequency discharges
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/687—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches
- H01L21/68714—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support
- H01L21/68742—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support characterised by a lifting arrangement, e.g. lift pins
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/687—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches
- H01L21/68714—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support
- H01L21/68757—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support characterised by a coating or a hardness or a material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/687—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches
- H01L21/68714—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support
- H01L21/68785—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support characterised by the mechanical construction of the susceptor, stage or support
Definitions
- the present disclosure is related to semiconductor substrate processing methods and equipment tools, and more particularly, to a designed set of geometries of a pedestal configuration to control uniformity of deposition.
- PECVD plasma-enhanced chemical vapor deposition
- ALD plasma atomic layer deposition
- the chamber systems implementing PECVD and ALD are associated with a hardware signature that contributes to nonuniform film deposition.
- the hardware signature can be associated with chamber asymmetry and with pedestal asymmetry.
- many processes experience azimuthal nonuniformity of various origins.
- multi-station modules performing PECVD and ALD feature a large, open reactor that may contribute to azimuthal nonuniformities and edge drop effects.
- Nonuniformities also exist in single station modules, due to nonuniform physical chamber geometries including those caused by assembly and component manufacturing tolerances.
- Remote plasma processes are used to deposit a carbide film (e.g., striker carbide) on a wafer.
- the plasma is placed relatively far away from the wafer surface. Radicals are then transported to the chamber and react with gases that once distributed deposit a unique carbide film on the wafer.
- the current technology uses a standard pedestal designed for PECVD applications for close capacitively coupled plasma showerheads for remote plasma processes.
- the standard pedestal configuration does not provide the desired flow profile and/or material conditions near the edge of the wafer in remote plasma processing.
- the result of the current configuration using PECVD hardware near the wafer results in a lower edge deposition profile.
- uniformity degrades over time, primarily at wafer edge, where it is most sensitive to the flow profile and local conditions, creating the need to maintain a stable edge condition at all times.
- PECVD techniques were designed on ideal conditions including direct/in-situ capacitive coupling plasma processing between a showerhead and pedestal, which introduce nonuniformities when applied to remote plasma processes.
- wafer ring and pedestal pocket designs were based on ideal conditions for PECVD products with direct/in-situ capacitive coupling plasma processing between showerhead and pedestal.
- Embodiments of the present disclosure relate to the use of remote plasma CVD (RPCVD) to deposit conformal carbide films (e.g., striker carbide).
- RPCVD remote plasma CVD
- a wafer uniformity control knob is disclosed that optimizes the performance of the conformal carbide film by reducing non-uniform film deposition and reducing film performance degradations (including uniformity and other film characteristics) over time.
- These non-uniformities are primarily caused but not limited to edge drop effects, wherein nearby geometries, material, and material conditions most likely affect the on wafer performance of the film due to radical depletion, film build up, surface condition shifts, and flow profile near the wafer edge.
- the wafer level knob is characterized by locally modulating the geometries relative to the wafer, material composition, and surface conditions near the wafer. Controlling these factors allows for elimination of harmful film growth and maintains consistent flow (e.g., especially over at the edge of the wafer) of gas and radicals in order to promote uniform growth of film on the wafer.
- an assembly is described and used in a process chamber for depositing a film on a wafer.
- the assembly includes a pedestal having a pedestal top surface extending from a central axis of the pedestal to an outer edge.
- the pedestal top surface includes a plurality of wafer supports configured to support a wafer at a wafer support level above the pedestal top surface.
- the assembly includes a pedestal step of the pedestal.
- the pedestal step is defined by a step inner diameter and includes a step surface that extends from the step inner diameter towards the outer edge of the pedestal.
- the assembly includes a focus ring that is configured to rest on the step surface.
- the focus ring includes a mesa extending from an outer diameter of the focus ring to a mesa inner diameter.
- the focus ring includes a shelf stepping downwards from a mesa surface at the mesa inner diameter.
- the shelf extends between the mesa inner diameter and an inner diameter of the focus ring, and is configured to support at least a portion of a wafer bottom surface of the wafer at a process temperature.
- another assembly for use in a process chamber for depositing a film on a wafer.
- the assembly includes a pedestal having a pedestal top surface extending from a central axis of the pedestal to an outer edge.
- the pedestal top surface includes a plurality of wafer supports configured to support a wafer at a wafer support level above the pedestal top surface.
- the assembly includes a pedestal step of the pedestal.
- the pedestal step is defined by a step inner diameter, and includes a step surface extending from the step inner diameter towards the outer edge of the pedestal.
- the pedestal step is defined by a step height extending down from the pedestal top surface.
- the assembly includes a focus ring configured to rest on the step surface.
- the focus ring includes a mesa extending from an outer diameter of the focus ring to a mesa inner diameter.
- the focus ring includes a shelf stepping downwards from a mesa surface at the mesa inner diameter, wherein the shelf extends between the mesa inner diameter and an inner diameter of the focus ring.
- a shelf height relative to a ring bottom surface ranges between 0.143 to 0.188 inches.
- an assembly for use in a process chamber for depositing a film on a wafer includes a pedestal having a pedestal top surface extending from a central axis of the pedestal.
- the pedestal top surface includes a plurality of wafer supports configured to support a wafer at a wafer support level above the pedestal top surface.
- the assembly includes a raised annular rim configured on the outer edge of the pedestal top surface, and is configured to block lateral movement of the wafer that is resting on the pedestal.
- the raised annular rim includes a mesa surface rising above the pedestal top surface.
- the raised annular rim and pedestal top surface form a pocket configured to receive the wafer.
- a beveled surface is defined on the raised annular rim, wherein the beveled surface extends from an inner diameter of the raised annular rim and to an outer diameter of the pocket on the pedestal top surface.
- the beveled surface is angled with respect to the pedestal top surface at an angle of 90 degrees or less, so that the surface may be a flat wall at 90 degrees in one embodiment, or be defined as a beveled transition (e.g., less than 90 degrees).
- FIG. 1 A is a simplified, cross-sectional view of a plasma generator system, in accordance with one embodiment of the present disclosure.
- FIG. 1 B is a cross-sectional view of a plasma generator system and illustrates a showerhead having a plurality of nozzles configured for injecting precursor into the chamber, in accordance with one embodiment of the present disclosure.
- FIG. 2 A is a cross-sectional view of a pedestal assembly including a pedestal, wherein an edge of the pedestal and focus ring having geometries promoting improvement of the uniformity of film deposition and performance stability over time, in accordance with one embodiment of the present disclosure.
- FIG. 2 B is a magnification of the edge of the pedestal and focus ring of the pedestal assembly of FIG. 2 A , in accordance with one embodiment of the present disclosure.
- FIG. 2 C is a magnification of the edge of the pedestal and focus ring of the pedestal assembly of FIG. 2 A including an extension configured in the focus ring, in accordance with one embodiment of the present disclosure.
- FIG. 2 D is a magnification of the edge of the pedestal and focus ring of the pedestal assembly of FIG. 2 A illustrating proposed dimensions for the geometries promoting improvement of uniformity of film dependent and performance stability over time, and illustrates the relative positioning of a shelf of the focus ring and top surface of the pedestal, in accordance with one embodiment of the present disclosure.
- FIG. 2 D- 1 shows baseline dimensions of the pedestal shown in FIG. 2 D at temperature, in accordance with one embodiment of the present disclosure.
- FIG. 2 E is a magnification of the edge of the pedestal and focus ring of the pedestal assembly of FIG. 2 A illustrating proposed dimensions for the geometries promoting improvement of uniformity of film dependent and performance stability over time, wherein the shelf of the focus ring is approximately level with the top surface of the pedestal, in accordance with one embodiment of the present disclosure.
- FIG. 2 F is a magnification of the edge of the pedestal and focus ring of the pedestal assembly of FIG. 2 A illustrating proposed dimensions for the geometries promoting improvement of uniformity of film dependent and performance stability over time, wherein the shelf of the focus ring is above the level of the top surface of the pedestal, in accordance with one embodiment of the present disclosure.
- FIG. 3 A is a perspective view of a substrate processing system including a lift pad and pedestal configuration, wherein the lift pad is smaller than a wafer, in accordance with one embodiment of the present disclosure.
- FIG. 3 B is a cross-sectional diagram of the substrate processing system of FIG. 3 A including a lift pad and pedestal configuration, wherein the lift pad is smaller than a wafer, in accordance with one embodiment of the present disclosure.
- FIG. 3 C is an illustration of a pattern of MCAs on a lift pad and pedestal configuration, in accordance with one embodiment of the present disclosure.
- FIG. 4 A is an illustration of the outer region of the pedestal of the lift pad and pedestal configuration of FIGS. 3 A- 3 B , and includes a beveled surface of the raised annular rim of the pedestal, in accordance with one embodiment of the present disclosure.
- FIG. 4 B is a magnification of the edge of the pedestal of the lift pad and pedestal configuration of FIGS. 3 A- 3 B and showing a range of angles for a beveled surface of a raised annular rim of a pedestal, in accordance with one embodiment of the present disclosure.
- FIGS. 4 C- 4 D are illustrations of the interface between a wafer and the beveled surface of a raised annular rim of a pedestal, in accordance with one embodiment of the present disclosure.
- the various embodiments of the present disclosure describe a pedestal assembly for use in remote plasma processing that implements a new wafer uniformity control knob including a delicately designed set of geometries, surface condition, and material composition nearby the wafer edge to further control the uniformity to improve below 1%, as well as providing stable deposition patterns over time.
- the critical advantages of implementing the proposed designs would include significant performance improvement of a novel film and enhanced performance stability for remote plasma film deposition. These improvements provide for longer use of pedestal assemblies before performing periodic maintenance. Further, these improvements negate the need for full pedestal assembly replacements at each cycle of periodic maintenance.
- FIG. 1 A is a simplified, cross-sectional view of a plasma generator system 100 , according to an exemplary embodiment of the present invention. It will be appreciated that, although FIG. 1 A illustrates an embodiment of the plasma generator system 100 including certain components, additional components or components shaped differently than those shown in FIG. 1 A may alternatively be employed.
- the plasma generator system 100 is configured to generate plasma, which may be used to deposit or remove material from a substrate 290 (also referred to throughout as a “wafer”).
- a substrate 290 also referred to throughout as a “wafer”.
- the plasma generator system 100 may be used in conjunction with systems or components used for various plasma processing techniques, such as remote plasma processing, plasma enhanced chemical vapor deposition, plasma etching, plasma stripping or ashing, sputtering, plasma spraying, and the like.
- the substrate 290 may be a substrate that may be subjected to one or more of the aforementioned processes.
- the substrate 290 may be made of relatively pure silicon, germanium, gallium arsenide, or other semiconductor material typically used in the semiconductor industry, or of silicon admixed with one or more additional elements such as germanium, carbon, and the like, in an embodiment.
- the substrate 290 may be a semiconductor substrate having layers that have been deposited thereover during a conventional semiconductor fabrication process.
- the substrate 290 may be a component, such as a sheet of glass, ceramic or metal that may be subjected to plasma processing.
- the plasma generator system 100 may be a remote, standalone apparatus or an in-situ module that is incorporated into a processing system.
- the plasma generator system 100 shown in FIG. 1 A is an example of a remote apparatus.
- the plasma generator system 100 includes a container 104 , a coil 108 , an energy source 110 , a gas flow distribution receptacle 106 , and a showerhead 112 .
- an in-situ module may not be configured identically to the embodiment shown in FIG. 1 A , it may include similar components.
- the container 104 is configured to receive a processing gas that can be ionized by an electric field and transformed into a plasma, including species such as electrons, ions, and reactive radicals for depositing material onto or removing material from the substrate 290 .
- the container 104 is made of a material that is capable of enhancing the electric field.
- the container 104 may be made of a dielectric material including, but not limited to quartz, aluminum/sapphire, and ceramic.
- the container 104 has a sidewall 116 that defines a plasma chamber 118 .
- the sidewall 116 has any thickness that is suitable for containing plasma within the container 104 and that does not interfere with the electric field produced by the coil 108 .
- the sidewall 116 and hence, the plasma chamber 118 , are shaped to allow the plasma to be directed toward the substrate 290 .
- the sidewall 116 has a shape that varies along its axial length, as depicted in FIG. 1 A .
- the sidewall 116 may include a neck section 120 extending from an inlet end 122 of a plasma-containing section 124 and a tube section 126 extending from an outlet end 128 of the plasma-containing section 124 .
- the plasma-containing section 124 includes an inlet 148 to the plasma chamber 118 .
- the plasma-containing section 124 may be cone-shaped and may have an outlet end diameter (shown as dotted line 115 ) that is greater than an inlet end diameter (shown as dotted line 117 ).
- the outlet end diameter 115 is also greater than the diameter 113 of the neck section 120 .
- the tube section 126 has a substantially uniform diameter (shown as dotted line 119 ) that is substantially equal (e.g., .+ ⁇ 0.0.5 mm) to the outlet end diameter 115 of the plasma-containing section 124 .
- the diameter 119 of the tube section 126 is greater than the outlet end diameter 115 of the plasma-containing section 124 .
- the tube section 126 includes an outlet 138 having a diameter (depicted as dotted line 121 ) from the plasma chamber 118 that may be at least as large as a diameter of the substrate 290 .
- the neck section 120 , the plasma-containing section 124 , and the tube section 126 have axial lengths that are substantially unequal to each other.
- the neck section 120 has an axial length that is sufficient to stabilize the gas flow distribution receptacle 104 in the container 106 , but not so long as to impede gas flow into the plasma chamber 118 as further discussed below.
- the axial length of the neck section 120 is less than that of the plasma-containing section 124 and is less than that of the tube section 126 .
- the coil 108 surrounds at least a portion of the container 104 .
- the coil 108 is a single member made of a conductive material, such as copper.
- the coil 108 has a first end 136 and a second end 137 between which at least two windings 141 , 142 are formed about the container 104 .
- the first end 136 is electrically coupled to the energy source 110 .
- the first winding 141 extends from the first end 136 and makes one complete rotation about the container 104 .
- the second winding 142 is integral with the first winding 141 and encircles the container 104 once, terminating at the second end 137 , which is electronically coupled to a capacitor 158 and an electrical ground 159 .
- the particular positioning of the first winding 141 relative to the second winding 142 may be dependent on a desired position of a toroidally-shaped zone or “plasma zone” 176 in the container 104 at which a maximum plasma density will exist.
- the plasma zone 176 typically forms in a portion of the plasma chamber 118 that is closest to the first winding 141 , because the first winding 141 dissipates more energy from energy source 110 into the processing gas than any other portion of the coil 108 .
- the current received by the first winding 141 produces a voltage that is higher than that of any other portion of the coil 108 section.
- the first winding 141 is disposed accordingly at a position along the axial length of the container 104 .
- at least two windings 141 , 142 are included.
- the first winding 141 ensures at least one closed loop is formed to thereby produce a more stable plasma in the plasma chamber 118
- the inclusion of the second winding 142 enhances uniformity of the plasma in the plasma chamber 118 .
- more windings may be included in other embodiments, they are not necessary, as the inclusion of the additional windings does not adversely affect nor substantially improve the production or quality of plasma in the plasma zone 176 .
- the energy source 110 is electrically coupled directly to the first end 136 of the coil 108 to form a circuit.
- the energy source 110 may be a radio frequency (RF) voltage source or other source of energy capable of energizing the coil 108 to form an electric field.
- the energy source 110 includes an RF generator 152 that is selected for an ability to operate at a desired frequency and to supply a signal to the coil 108 .
- the RF generator 152 may be selected to operate within a frequency range of about 0.2 MHz to about 20.0 MHz.
- the RF generator 152 may operate at 13.56 MHz.
- the energy source 110 may include a matching network 154 disposed between the RF generator 152 and the coil 108 .
- the matching network 154 may be an impedance matching network that is configured to match an impedance of the RF generator 152 to an impedance of the coil 108 .
- the matching network 154 may be made up of a combination of components, such as a phase angle detector and a control motor; however, in other embodiments, it will be appreciated that other components may be included as well.
- the capacitor 158 is included to limit voltage flow through the coil 108 .
- the capacitor 158 is selected to have a capacitance that limits a peak-to-peak voltage flow through the coil 108 to a threshold voltage.
- the threshold voltage may depend on an impedance value of the coil 108 and the RF generator 152 .
- the capacitor 158 is also selected for an ability to enhance the impedance-matching capabilities of the matching network 154 to match the impedance of RF generator 152 to that of the coil 108 .
- the capacitor 158 is electrically coupled to the second end 137 of the coil 108 between the coil 108 and the electrical ground 159 .
- the coil 108 is disposed at an optimum location around the container 104 that minimizes a volume within the plasma chamber 118 occupied by the plasma zone 176 and maximizes the density of plasma in the plasma zone 176 .
- each winding 141 , 142 is disposed a suitable, substantially uniform distance away from the surface of the container 104 so that the plasma zone 176 forms within the plasma chamber 118 adjacent to an inner surface 163 of the container 104 .
- the container inner surface 163 may guide the reactive radicals toward the chamber outlet 138 during processing.
- the coil 108 may be in a range of 10 mm and 30 mm away from the container.
- the processing gas may be diffused before injection into the plasma chamber 118 to substantially uniformly distribute the gas to the plasma zone 176 .
- the gas flow distribution receptacle 106 is disposed in the plasma chamber inlet 148 and has any one of numerous shapes, depending on the location of the plasma zone 176 in the container 104 .
- the gas flow distribution receptacle 106 includes a cup member 150 and is made of a material that is non-conductive and is capable of withstanding corrosion when exposed to the processing gas. Suitable materials include, for example, dielectric materials such as quartz.
- the cup member 150 may include a cylindrical section 156 and a rounded section 160 .
- the cylindrical section 156 may define a portion of a reception cavity 164 having an open end 161 .
- Gas injection openings 182 are included within the rounded section 160 and are adapted to provide flow communication between the reception cavity 164 and the plasma chamber 118 .
- the gas injection openings 182 may be formed and positioned so that the processing gas flows along predetermined gas injection paths.
- the gas injection paths generally allow the gas to flow axially from a first location in the reception cavity 164 through openings 182 to a second location substantially (e.g., .+ ⁇ 0.0.5 mm) adjacent to or over the plasma zone 176 .
- the number of openings 182 , the size of the openings 182 , and the direction in which the openings 182 are formed relative to an outer surface 169 of the receptacle 106 may be further selected to control the manner in which the gas is injected. For example, to substantially evenly distribute the processing gas within the plasma chamber 118 , thirty to forty openings 182 may be included. In one particular example, twenty-four openings 182 may be included. In other embodiments, more or fewer openings 182 may be included. In one exemplary embodiment, the openings 182 are disposed symmetrically about the longitudinal axis 171 and are substantially evenly spaced around a circumference of the rounded section 160 to form a ring.
- the openings 182 are not evenly spaced around a circumference of the rounded section 160 .
- sets of two or more openings may be formed close together, and each set may be equally spaced from the longitudinal axis 171 .
- the openings 182 are spaced such that the processing gas may be substantially evenly injected into the plasma chamber 118 .
- the term “ionized gas” may include, but is not limited to, ions, electrons, neutral species, excited species, reactive radicals, dissociated radicals, and any other species that may be produced when the processing gas flows through the electric field.
- the showerhead 112 may be positioned at the plasma chamber outlet 138 .
- the showerhead 112 includes a plate 184 .
- the plate 184 may be made from any suitable material that is relatively inert with respect to the plasma, such as aluminum or ceramic. Generally, the plate 184 is sized to allow gas dispersion over an entirety of the substrate 290 and thus, has a correspondingly suitable diameter.
- the plate 184 is relatively porous.
- the plate 184 includes through-holes 186 that are suitably sized and spaced to disperse the ionized gas over the work piece 290 in a substantially uniform manner.
- the through-holes 186 are disposed in a substantially uniform pattern on the showerhead 112 , in one exemplary embodiment but, in another exemplary embodiment, the through-holes 186 are disposed in a non-uniform pattern.
- the showerhead 112 is directly coupled to the container 104 , as shown in FIG. 1 A .
- the showerhead 112 may include sidewalls 188 that extend axially from the plate 184 and that are coupled to the container 104 via bolts, clamps, adhesives or other fastening mechanisms.
- the showerhead 112 may be integral with the container 104 .
- the sidewalls 188 may be used to provide additional distance between the plasma zone 176 and the substrate 290 , and thus, may be configured accordingly.
- FIG. 1 B is a simplified, cross-sectional view of a plasma generator system 100 B that is configured for remote plasma deposition processes, in accordance with one embodiment of the present disclosure.
- Plasma generator system 100 B is similar in configuration to the plasma generator system 100 of FIG. 1 A , wherein like components are represented by like reference numerals.
- plasma generator system 100 B includes a container 104 , a coil 108 , an energy source 110 , a gas flow distribution receptacle 106 , and a showerhead 112 ′.
- the plasma generator system 100 B illustrates a close-up view of the showerhead 112 ′.
- the showerhead 112 ′ of plasma generator system 100 B may be configured within the plasma chamber 118 , such that when the pedestal 140 is moved to a position within the plasma chamber 118 , remote plasma deposition can be performed within the chamber.
- Both the plasma generator systems 100 A and 100 B may be used for PECVD, ALD, or remote ALD processes.
- the plasma generator system 100 B may deposit one or more films implementing an ALD process, which is also known as atomic layer chemical vapor deposition (ALCVD).
- ALD produces very thin films that are highly conformal, smooth, and possess excellent physical properties.
- ALD uses volatile gases, solids, or vapors that are sequentially introduced (or pulsed) over a heated substrate.
- films are formed via alternating self-limiting chemical surface reactions resulting in conformal thin film formation, wherein four operations are performed and can be defined as an A-P—B—P sequence.
- step A a first precursor is introduced as a gas, which is absorbed (or adsorbed) into the substrate.
- step P right after step A, the reactor chamber is cleared of the gaseous precursor.
- step B a second precursor is introduced as a gas, which reacts with the absorbed precursor to form a monolayer of the desired material.
- step P the reactor chamber is again cleared of the gaseous second precursor.
- the plasma generator system 100 B may implement a remote plasma enhanced ALD deposition process, wherein in the A-P—B—P sequence described above, the second precursor includes radicals formed via plasma generation.
- the plasma does not come into direct contact with the substrate 290 . That is, the substrate 290 is placed remote from the plasma source (e.g., plasma containing-section 124 near windings 141 - 142 ).
- the plasma flowing into the chamber 118 produces radicals and energetic ions, which function as the second, non-metal precursor. Because the radicals react very rapidly with the precursor, plasma enhanced or assisted ALD allows for deposition at much lower temps, and usually with better film properties.
- the plasma is remote from the substrate 290 , energetic ion and electron bombardment of the substrate 290 is minimized or removed, thereby preventing substrate surface damage and contamination through dissociation with by-products or adsorbed precursors (e.g., formed through precursor decomposition).
- showerhead 112 ′ includes a plurality of nozzles 191 that is configured for injecting the first precursor into the chamber 118 .
- a layer of the first precursor adsorbs onto the wafer 290 resting on the pedestal 140 that is placed within the boundaries of chamber 118 .
- radicals formed from plasma translate down to the wafer 290 via through-holes 195 .
- FIG. 2 A is a cross-sectional view of a pedestal assembly 280 including a pedestal 140 , wherein an edge of the pedestal and focus ring 200 have geometries promoting improvement of film deposition uniformity and deposition performance stability over multiple process cycles especially when performing remote plasma processing, in accordance with one embodiment of the present disclosure.
- pedestal assembly 280 is shown having a delicately designed set of geometries to promote uniform film deposition over a wafer 290 , including at the wafer edge.
- Embodiments of the present invention control surface conditions of the pedestal assembly 280 that are near the edge of the wafer during processing with specific geometries in order to minimize flow/material from forming contaminants in that affected area.
- the novel configuration of the pedestal assembly 280 minimizes flow/material from interacting with the bottom of the wafer by restricting flow/material movement at the edge near the focus ring 200 .
- the surface conditions of the pedestal assembly 280 near the edge of the wafer 290 are optimized for flow/material interaction, and the optimization promotes stable surface conditions of the pedestal assembly 280 over multiple deposition process cycles.
- the period between required maintenance on the plasma chamber may be increased as the performance characteristics of the plasma chamber is maintained for longer periods of time due to reduced deposition degradation.
- FIG. 2 A illustrates a cross-sectional view of pedestal 140 with a magnification of the outer region 270 of pedestal assembly 280 .
- a wafer 290 rests on pedestal 140 and extends close to the outer edge 221 , in FIG. 2 B , of the pedestal 140 .
- the focus ring 200 sits in the outer region 270 , and more specifically sits near an outer region 145 of the pedestal 140 on a pedestal step 230 . Extensions 203 within the focus ring 200 prevent movement of the focus ring 200 during processing, as will be further described in relation to FIG. 2 C .
- FIG. 2 B shows more detail of the outer region 270 of the pedestal 140 ′ and focus ring 200 of the pedestal assembly 280 of FIG. 2 A , in accordance with one embodiment of the present disclosure.
- FIG. 2 B illustrates geometries of the pedestal 140 ′ and focus ring 200 promoting uniform film deposition when performing remote plasma processing, wherein pedestal 140 ′ is configured to cooperatively mate with the focus ring 200 when performing remote plasma processing.
- the optimized geometries provide for deposition performance stability over multiple process cycles when performing remote plasma processing.
- the pedestal assembly 280 includes a pedestal 140 ′ having a pedestal top surface 220 . As shown, the pedestal top surface 220 and pedestal 140 ′ extend from a central axis 311 of the pedestal 140 ′ to an outer edge 221 of the pedestal.
- a lift pin assembly may be configured within the pedestal assembly 280 , such that lift pins may project through the pedestal 140 ′ (for example, as the pedestal 140 ′ is raised in relation to the fixed lift pins) to support the wafer when the wafer is introduced into the plasma chamber 118 and removed from the plasma chamber 118 .
- a lift pin assembly includes a plurality of lift pins extending through a plurality of pedestal shafts configured within the pedestal 140 ′.
- the pedestal top surface 220 includes a plurality of wafer supports 206 configured to support the wafer 290 at a wafer support level 208 above the pedestal top surface.
- Each of the wafer supports 206 sits within a hole 205 that opens up at the top surface 220 .
- Each wafer support 206 may further rest on a compliant spacer 207 that sits at the bottom of hole 205 .
- Compliant spacer 207 is configured to prevent the wafer supports 206 (e.g., formed from sapphire) from breaking when a wafer 290 is placed thereon and/or for height modulation.
- the configuration of the wafer supports 206 within the pedestal 140 ′ is important to optimize performance of the pedestal assembly 280 when implemented for remote plasma processing, such as improved uniformity of film deposition and improved deposition performance stability.
- the positioning of the wafer supports 206 within hole 205 is configured to minimize the distance of the wafer support level 208 (dimension “D 1 ” ranging approximately between 5 and 15 mil).
- Pedestal 140 ′ includes a pedestal step 230 defined by a step riser 231 and a step surface 232 .
- the step riser 231 is located at a step inner diameter 233 of the pedestal 140 ′, wherein the step riser 231 rises from the step surface 232 at the step inner diameter 233 .
- the step surface 232 extends from the step inner diameter 233 towards the outer edge 221 of the pedestal.
- an engagement location 213 is configured at the outer edge 221 , such that the step surface 232 stops at the engagement location 213 .
- the step surface 232 may extend all the way to the outer edge 221 of pedestal 140 ′, such as on the right side of the pedestal assembly 280 shown in FIG. 2 A .
- the pedestal assembly 280 includes a focus ring 200 that is configured to rest on the step surface 232 . As shown, the bottom surface 202 of the focus ring 200 rests on the step surface 232 .
- the focus ring 200 includes an inner diameter 241 and an outer diameter 247 , such that the focus ring 200 may form an annular ring having a thickness between the inner diameter 241 and outer diameter 247 .
- the focus ring 200 includes a mesa 212 that extends from an outer diameter 247 to a mesa inner diameter 211 .
- the mesa 212 includes a mesa surface 210 .
- the focus ring 200 includes a shelf 240 that is configured to step downwards from the mesa surface 210 at the mesa inner diameter 211 .
- the shelf extends between the mesa inner diameter 211 and an inner diameter of the focus ring 241 .
- the shelf 240 is configured to support at least a portion of a wafer bottom surface 291 of the wafer 290 at a process temperature. That is, the shelf 240 is configured to support at least a portion of a wafer bottom surface 291 of the wafer 290 during processing.
- the wafer 290 may form a shape wherein the outer edge of the wafer has a wavy shape, such that the wafer 290 takes on a slight potato chip shape. As such, one or more contact points and/or regions of the edge 292 contact the shelf 240 .
- the spacing between the edge 292 of wafer 290 and the bottom surface 291 of wafer 290 is reduced, flow/material (e.g., precursor and/or radicals) are prevented from forming and/or occupying the region near the junction where the wafer 290 , ring shelf 240 and pedestal step 230 meet. That is, the focus ring substantially touches the bottom surface 291 of the wafer 290 during processing. In that manner, because the spacing is reduced resulting in limited deposition of precursor and/or radicals contaminants due to lingering precursor and/or radicals present in that described spacing are prevented from being deposited on the focus ring 200 near the shelf 240 and/or on the pedestal 140 ′ near the step 230 .
- flow/material e.g., precursor and/or radicals
- the focus ring 200 does not touch the wafer 290 during processing, and as such, precursor and radical deposition occurs on the focus ring 200 and outer region 145 of the pedestal near the junction where the wafer 290 , ring shelf 240 and pedestal step 230 meet, which leads to contamination of the focus ring 200 and pedestal 140 ′ resulting in poor performance stability over multiple deposition cycles, and non-uniformities in film deposition.
- FIG. 2 C is a magnification of the outer region 270 of the pedestal 140 ′ of the pedestal assembly 280 of FIG. 2 A including one or more extensions 203 configured to prevent movement of the focus ring 200 during processing, in accordance with one embodiment of the present disclosure.
- the focus ring 200 includes a plurality of extensions 203 configured to secure the focus ring 200 to the pedestal 140 .
- the extensions 203 are configured to prevent the focus ring 200 from shifting during processing.
- the extensions 203 are configured to sit in the engagement locations 213 as shown in FIG. 2 B .
- a focus ring support configuration 245 is also shown. That is, the pedestal 140 ′ includes one or more focus ring support configurations 245 distributed appropriately in order to support the focus ring evenly above the step 230 of the pedestal 140 ′.
- the focus ring support configurations 245 may be adjusted to achieve a desired height 204 of the mesa surface 210 above the pedestal top surface 220 , for example. Also, the focus ring support configurations 245 may be adjusted to achieve a desired separation between the bottom surface 202 of the focus ring 200 and the step surface 232 of the pedestal 140 ′.
- FIG. 2 D is a magnification of the outer region 270 of the pedestal assembly 280 of FIG. 2 A , and illustrates baseline dimensions for the geometries promoting improvement of uniformity of film dependent and performance stability over time, in accordance with one embodiment of the present disclosure.
- FIG. 2 D illustrates the relative positioning of the shelf 240 of the focus ring 200 and top surface 220 of the pedestal 140 ′.
- geometric features of the standard pedestal bulk material of aluminum or ceramic are designed to define and control the flow profile and buildup zones relative to the wafer edge 292 (e.g., near the outer region 270 of pedestal assembly 280 ).
- the geometries are chosen to compensate and minimize the influence of nearby material (e.g., precursor, radical, contaminants, etc.) that cannot be eliminated, but inherently influence the radical depletion.
- the geometry changes include modulating wafer height into the pocket, mesa height, wall angling, wall distance to wafer edge, and mesa (inner and outer) diameter.
- geometries to create wafer edge sealing and contact e.g., with pedestal 140 ′ or focus ring 200 ) combined with side and/or backside gas purge are implemented to further assist maintaining the stable flow profile, depletion and buildup, and/or surface conditions at the wafer edge 292 , in another embodiment.
- each of the dimensions shown are proposed to be smaller than the shown dimensions, in embodiments.
- FIG. 2 D shows baseline dimensions of the pedestal 140 ′.
- the outer edge 221 of pedestal 140 ′ is shown having a diameter of approximately 13.81 inches, which is greater than the diameter of the wafer 290 .
- the pedestal shelf 230 that is configured to support the focus ring 200 is defined as having an inner diameter 233 (dimension “D 3 ” of approximately 11.375 inches). The shelf 230 extends from the inner diameter 233 to the edge 221 .
- the height 222 dimension “D 10 ” of approximately 0.155 inches
- FIG. 2 D also shows an exemplary MCA 206 positioned within the pedestal 140 ′.
- the position and one or more MCAs 206 patterned in pedestal 140 ′ is designed to induce bowing of the wafer 290 , such that the wafer edge 292 bows down with respect to the center of the wafer 290 , especially during processing.
- the center of the wafer 290 may be located approximately at the central axis 311 . Bowing may also occur at room temperature.
- the wafer 290 may take on a slight dome shape with the center of the wafer higher than at least one portion of the wafer edge 292 .
- the positioning of the MCAs 206 may be closer to the center of the wafer to induce bowing.
- the MCAs can be sized appropriately to require contact between the wafer edges and the Focus Ring step higher than the top plane of the MCAs, creating a bowl shape.
- the focus ring 200 has an inner diameter 241 (dimension “D 4 ” of approximately 11.53 inches), and an outer diameter 247 (dimension “D 2 ” of approximately 13.91 inches).
- the focus ring 200 has a mesa 212 , which is defined by a mesa inner diameter 211 (dimension “D 3 ” of approximately 11.87 inches).
- the shelf 240 is defined within the focus ring 200 between the inner diameter 211 of the mesa 212 , and the inner diameter 241 (dimension “D 4 ” of approximately 11.53 inches) of the focus ring 200 .
- the relative positioning of the shelf 240 of the focus ring 200 and top surface 220 of the pedestal 140 ′ is modulated to promote sealing of the wafer edge 292 , such as promoting contact with pedestal 140 ′ and/or focus ring 200 .
- the distance of the shelf bottom 248 from the ring bottom surface 202 is modulated, such that the shelf bottom can be positioned below, at the same level, or above the top surface 220 of pedestal 140 ′.
- the distance 242 (dimension “D 5 ” ranging approximately from 0.143 to 0.188 inches) of the bottom surface 248 of shelf 240 from the bottom surface 202 of focus ring 200 is shown.
- the height of riser 246 may be modulated to achieve the same effect. As shown in FIG.
- the distance 242 is smaller than a height of the riser 231 of the pedestal step 230 , such that the shelf bottom 248 sits below the top surface 220 of pedestal 140 ′.
- the height of riser 246 is shown (dimension “D 6 ” that is greater than 0.033 inches), or in other words the difference between a height 204 of the focus ring 200 (from a ring bottom surface 202 to the mesa surface 210 ) and a distance from the ring bottom surface 202 to shelf bottom 248 .
- Modulation of the shelf 240 is reflected in the distance 243 (dimension “D 7 ” ranging between 0 and 0.012 inches) between the shelf bottom surface 248 and the top surface 220 of pedestal 140 ′, when the bottom surface 248 sits below the top surface 220 .
- FIG. 2 D- 1 shows baseline dimensions of the pedestal 140 ′ shown in FIG. 2 D at temperature (e.g., 400 Celsius), in one embodiment.
- the outer edge 221 diameter (dimension “D 8 ′” of approximately 13.873 inches) of pedestal 140 ′ is shown, and has a diameter greater than the diameter of the wafer 290 .
- the pedestal shelf 230 that is configured to support the focus ring 200 is defined as having an inner diameter 233 (dimension “D 9 ′” of approximately 11.427 inches). The shelf 230 extends from the inner diameter 233 to the edge 221 .
- the height 222 of the step 230 of pedestal 140 ′ is shown (dimension “D 10 ′” of approximately 0.156 inches).
- D 2 ′ of approximately 13.91 inches
- D 6 a of approximately greater than 0.033 inches
- D 7 ′ of approximately 0.012 inches
- D 10 ′ of approximately 0.156 inches
- D 12 ′ of approximately 0.062 inches
- D 3 ′ of approximately 11.89 inches
- D 4 ′ of approximately 11.55 inches
- the bottom surface 248 of shelf 240 may be positioned at or above the top surface 220 of pedestal 140 ′.
- FIG. 2 E illustrates the outer region 270 of the pedestal assembly 280 shown in FIG. 2 A , wherein the height of the riser 246 ′ (dimension “D 6 b ” of approximately 0.033 inches) is defined such that the bottom surface 248 is approximately level with the top surface 220 of pedestal 140 ′. That is, the distance 242 is approximately equal to the height of the riser 231 of pedestal step 230 .
- FIG. 2 F illustrates the outer region 270 of pedestal assembly 280 shown in FIG.
- the height of riser 246 ′′ (dimension “D 6 c ” ranging approximately between 0.0 to 0.033 inches) is defined such that the bottom surface 248 is positioned higher than the top surface 220 of pedestal 140 ′. That is, the distance 242 is greater than the height of riser 231 of pedestal step 230 .
- the separation 244 (dimension “D 11 ” of approximately 0.033 inches) between the mesa surface 210 and the top surface 220 of pedestal 140 ′ is shown.
- the height 204 of focus ring 200 is lowered (e.g., less than D 11 ) to promote sealing of the wafer edge 292 , such as promoting contact with pedestal 140 ′ and/or focus ring 200 .
- the gap 239 between focus ring 200 and the pedestal riser 231 is modulated to promote sealing of the wafer edge 292 , such as promoting contact with pedestal 140 ′ and/or focus ring 200 .
- the gap 239 (dimension “D 12 ” of approximately 0.078 inches) is defined as the distance between the inner diameter 241 of the focus ring 200 and the inner diameter 233 of the pedestal step 230 .
- the mesa inner diameter 211 is modulated to promote sealing of the wafer edge 292 , such as promoting contact with pedestal 140 ′ and/or focus ring 200 .
- inner diameter 211 (dimension “D 3 ” of approximately 11.87 inches) is shown, but may be made smaller to decrease the gap between the riser 246 and the edge 292 of wafer 290 during processing.
- components of the pedestal 140 ′ and/or focus ring 200 in the outer region 270 of the pedestal assembly 280 is treated to promote sealing of the wafer edge 292 , such as promoting contact with pedestal 140 ′ and/or focus ring 200 .
- the treatment promotes a stable flow profile and surface conditions across multiple deposition cycles, while also reducing depletion and buildup near the wafer edge 292 .
- an 03 passivation is performed in this outer region 270 .
- ALD coatings are layered in this outer region 270 .
- coatings include Yttria, ALN, AlOx, ALON, SiC, and glass.
- region 145 of pedestal 140 ′ comprises alternate materials.
- region 145 may comprise materials including Yttria, ALN, AlOx, ALON, SiC, and glass.
- Region 145 may form a pedestal ring of optimized geometry and of alternate material (Yttria, AlN, AlOx, ALON, SiC, glass), that is less conducive to radical recombination and the growth of film, that are speculated as contributing to the deterioration of uniformity over time. As theorized, as deposition on the wafer occurs, neighboring areas see a similar film grow.
- the film on other surfaces e.g., of pedestal 140 ′ and focus ring 200 in outer region 270
- these alternate materials reduce the effect of recombination and the growth of film by modulating or affecting the rate at which the film grows, changes, and recombines with radicals.
- the focus ring 200 may comprise a consumable material (e.g., quartz, aluminum).
- the focus ring 200 may be replaced at periodic maintenance cycles, in order to mitigate the local film growth near the wafer edge.
- Replaceable materials of the focus ring 200 allow decoupling the influence and trending of film deposition and effects of clean processing steps by introducing a fresh material at the PM cycle.
- the decoupling is achieved by having a focus ring 200 of a material that is closer to the composition and temperature of either the wafer 290 (e.g., quartz) or the pedestal 140 ′ (aluminum).
- FIG. 3 A is a perspective view of a lift pad and pedestal configuration 300 of a substrate processing system configured to perform remote plasma processing, wherein the lift pad 390 is smaller than a wafer 290 disposed thereon, in accordance with one embodiment of the present disclosure.
- Geometric features of the standard pedestal bulk material of aluminum or ceramic (aluminum oxide) are designed to define and control the flow profile and buildup zones relative to the wafer edge 292 (e.g., near the annular rim 320 the pedestal 140 ′′).
- the geometries are chosen to compensate and minimize the influence of nearby material (e.g., precursor, radical, contaminants, etc.) that cannot be eliminated, but inherently influence the radical depletion.
- the geometry changes include modulating wafer height into the pocket, mesa height of the annular rim 320 , wall angling, wall distance to wafer edge, and mesa (inner and outer) diameter. Additionally, geometries to create wafer edge sealing and contact (e.g., with pedestal 140 ′′) combined with side and/or backside gas purge are implemented to further assist maintaining the stable flow profile, depletion and buildup, and/or surface conditions at the wafer edge 292 , in another embodiment.
- a pedestal and lift pad actuator 305 controls movement of the central shaft 310 ′. Because pedestal 140 ′′ is coupled to the central shaft 310 ′, movement in the central shaft 310 ′ is translated to the pedestal 140 ′′. In addition, the pedestal and lift pad actuator 305 controls movement of the pad shaft 330 . Because the lift pad 390 is coupled to the pad shaft 330 , movement in the pad shaft 330 is translated to the lift pad 390 .
- the pedestal 140 ′′ of the lift pad and pedestal configuration 300 includes a pedestal top surface 325 extending from the central axis 311 of the pedestal 140 ′′.
- a plurality of wafer supports 206 e.g., MCAs
- FIG. 3 C is an illustration of a pattern of MCAs 206 on pedestal 140 ′′, in one embodiment.
- a raised rim 320 is disposed on the outer region of the pedestal top surface 325 , wherein the raised rim 320 is configured for blocking lateral movement of a wafer 290 that is placed on the pedestal 140 ′′.
- FIG. 3 B is a cross-sectional diagram of the lift pad and pedestal configuration 300 of FIG. 3 A , wherein the lift pad 390 is smaller than a wafer 390 disposed thereon, in accordance with one embodiment of the present disclosure.
- the pedestal 140 ′′ and the lift pad 630 are shown at positions and/or levels allowing for wafer processing.
- the pedestal 140 ′′ includes a pedestal top surface 325 extending from the central axis 311 of the pedestal 140 ′′.
- the pedestal top surface 325 is configured to support a wafer when placed thereon.
- the top surface 325 may include one or more recesses to provide an interface between the pedestal 140 ′′ and the lift pad 390 , such as a recess 340 configured to facilitate coupling between the pad shaft 330 and the lift pad 390 .
- the pedestal 140 ′′ includes a recess 340 centered in the pedestal top surface 325 and extending from the central axis 311 to a recess diameter 391 . That is, recess 340 sits over a center portion of the pedestal top surface 325 .
- top surface 325 may form a pocket 350 defined by the raised annular rim 320 .
- the pedestal 140 ′′ may be described as generally having a circular shape when viewed from above, the footprint of the pedestal 140 ′′ may vary from a circle to accommodate for different features, such as a carrier ring support, focus ring, and end-effector access, etc.
- pedestal 140 ′′ is connected to the actuator 305 , which is configured for controlling movement of the pedestal 140 ′′.
- a central shaft 310 ′ is coupled to the actuator 305 and the pedestal 140 ′′, such that the central shaft 310 ′ extends between the actuator 305 and the pedestal 140 ′′.
- the central shaft 310 ′ is configured to move the pedestal 140 ′′ along the central axis 311 . As such, movement of the actuator 305 translates into movement of the central shaft 310 ′, which in turn translates into movement of the pedestal 140 ′′.
- the pedestal top surface 325 includes a plurality of wafer supports 206 defined thereon (e.g., shown in FIG. 3 A ), wherein the wafer supports 206 are configured to support a wafer 290 at a wafer support level above the pedestal top surface 325 .
- the wafer supports provide for a uniform and small gap between the pedestal 140 ′′ and any wafer 290 disposed thereon.
- pedestal 140 ′′ is shown having two segments 140 a and 140 b , for purposes of illustration only.
- pedestal 140 ′′ may be formed in two segments to accommodate for formation during manufacturing the plurality of heating and/or cooling elements 359 .
- pedestal 140 ′′ is considered to be one element.
- the lift pad 390 includes a pad top surface 392 that extends from the central axis 470 ′ to a pad diameter.
- the lift pad 390 is configured rest within the recess 340 , wherein the recess 340 is configured to receive the lift pad 390 .
- the lift pad top surface 392 is below the wafer 290 when the wafer 290 sits on the wafer supports 206 of the pedestal 140 ′′, such as in a process position (e.g., when performing plasma processing, treatment and/or film deposition).
- the lift pad 390 is configured to move with the pedestal 140 ′′.
- the lift pad 390 is connected to the actuator 305 ′, which is configured for controlling movement of the lift pad 390 .
- a pad shaft 330 is coupled to the actuator 305 and the pedestal 140 ′′, such that the pad shaft 330 extends between the actuator 305 and the pedestal 140 ′′.
- the pad shaft 330 is configured within the central shaft 310 ′ that is connected to the pedestal 140 ′′.
- the pad shaft 330 is configured to move the lift pad 390 along the central axis 311 .
- movement of the actuator 305 translates into movement of the pad shaft 330 , which in turn translates into movement of the lift pad 390 .
- the actuator 305 controls movement of both the lift pad 390 and the pedestal 140 ′′.
- the pad shaft 330 is configured to separate the lift pad 390 from the pedestal 140 ′′ for lift pad rotation, for example, during processing. That is, the lift pad 390 is configured to move up relative to the pedestal top surface 325 along the central axis 311 when the pedestal 140 ′′, such that the lift pad 390 is separated from the pedestal top surface 325 by a process rotation displacement for purposes of rotating the lift pad 390 . As such, a wafer 290 that is disposed upon the lift pad 390 is also separated from the pedestal 140 ′′. The pad shaft 330 is also configured to lower the lift pad 390 to rest upon the pedestal 140 ′′.
- the lift pad 390 when the lift pad 390 is separated from the pedestal 140 ′′, the lift pad 390 is configured to rotate relative to the pedestal top surface 325 between at least a first angular orientation and a second angular orientation (e.g., between 0 degrees and 180 degrees), or may continually rotate during processing. This rotation may reduce the effects of the hardware signature of the pedestal during processing, and also reduces the effects of the chamber hardware signature during processing.
- a first angular orientation and a second angular orientation e.g., between 0 degrees and 180 degrees
- the lift pad 390 provides for lift pin functionality to raise and lower the wafer during wafer delivery and processing.
- the lift pad 390 is configured to move up relative to the central pedestal top surface 325 when the pedestal is in a bottommost downwards position, such that the lift pad 390 is separated from the pedestal top surface 325 by a displacement large enough for entry of an end-effector arm.
- the pedestal 140 ′′ of the lift pad and pedestal configuration 300 includes a raised rim 320 disposed on the outer region of the pedestal top surface 720 (e.g., near outer edge 221 ′ of pedestal 140 ′′), wherein the raised rim 320 is configured for blocking lateral movement of a wafer 290 that is placed on the pedestal 140 ′′. That is, the rim 320 is a step above the pedestal top surface 325 at a height sufficient to block movement of the wafer.
- the lift pad and pedestal configuration 300 includes a lift pin assembly that includes one or more lift pins 308 .
- the pedestal 140 ′′ and lift pad 390 are shown at a level allowing for lift pin 308 extension for purposes of wafer delivery, in accordance with one embodiment of the present disclosure.
- the lift pins 308 extend from the lift pad 390 through corresponding pedestal shafts 318 disposed in the pedestal 140 ′′ in such a manner such that an end-effector arm (not shown) carrying a wafer 290 (with or without a carrier ring) is able to maneuver into a position for delivering the wafer to the lift pins 308 or for receiving the wafer from the lift pins 308 .
- Corresponding pedestal shafts 318 are aligned and configured to receive a corresponding lift pin 308 as the pedestal 140 ′′ moves in relation to the lift pins 308 . It is understood that one or more lift pin shafts and corresponding lift pins may be configured within the lift pin assembly to lift up and place or remove the wafer 290 during wafer delivery. As shown, each of the lift pins 308 is coupled to a corresponding lift pin support 307 to effect movement. The lift pin supports 307 are coupled to a lift pin actuator 306 .
- the lift pin support 307 may be of any shape (e.g., annular ring washer, arm extending from an annular base, etc.).
- the lift pin 308 is attached to the lift pin support 307 , and positioned to move within the lift pin shaft relative to the pedestal 140 ′′ to raise the wafer 290 above the pedestal top surface 325 and/or to lower the wafer 290 to rest upon the pedestal top surface 325 during wafer delivery and processing.
- FIGS. 4 A- 4 D illustrate of the outer region 145 ′ of the pedestal 140 ′′ of the lift pad and pedestal configuration 300 of FIGS. 3 A- 3 B , and includes a beveled surface 326 of the raised annular rim 320 of the pedestal 140 ′′, in accordance with one embodiment of the present disclosure.
- the lift pad and pedestal configuration 300 includes a pedestal 140 ′′ having a pedestal top surface 325 extending from a central axis 311 of the pedestal 140 ′′.
- FIG. 4 A shows the relative positioning of the raised annular rim 320 relative to a wafer disposed on the top surface 325 of the pedestal 140 ′′ that provides a limitation for movement of the wafer 290 and promotes improvement of uniformity of film dependent and performance stability over time.
- geometric features of the standard pedestal bulk material of aluminum or ceramic are designed to define and control the flow profile and buildup zones relative to the wafer edge 292 when disposed on the pedestal 140 ′′.
- the geometries are chosen to compensate and minimize the influence of nearby material (e.g., precursor, radical, contaminants, etc.) that cannot be eliminated, but inherently influence the radical depletion.
- the geometry changes include modulating wafer height into the pocket D 16 , pocket height 351 , wall angling 327 , wall distance to wafer edge 326 , and pocket (inner D 15 and outer 221 ) diameter.
- geometries to create wafer edge sealing and contact e.g., with pedestal 140 ′′
- side and/or backside gas purge are implemented to further assist maintaining the stable flow profile, depletion and buildup, and/or surface conditions at the wafer edge 292 , in another embodiment.
- the pedestal 140 ′′ includes a raised annular rim 320 configured on the outer edge 221 ′, wherein the annular rim 320 forms a pocket 350 defined by a pocket outer diameter 352 (dimension “D 15 ” of approximately 11.968 inches) and the top surface 325 of the pedestal 140 ′′.
- the pocket 350 is configured to receive the wafer 290 , and has a height 351 (dimension “D 13 ” of approximately 0.35 inches).
- the raised annular rim 320 is configured to block lateral movement of the wafer 290 that is resting on the pedestal 140 ′′.
- the annular rim 320 includes a mesa surface 322 rising above the pedestal top surface 325 .
- the height 351 is modulated to promote sealing of the wafer edge 292 to pedestal 140 ′′.
- the height 351 may be lowered such that the level of the wafer 290 is approximately equal to the level of the mesa surface 322 .
- the annular rim 320 includes a beveled surface 326 , wherein the angulation is optimized to promote create wafer edge sealing and contact (e.g., with pedestal 140 ′′).
- FIG. 4 B illustrates the outer region 145 ′ of the pedestal 140 ′′ of the lift pad and pedestal configuration 300 of FIG. 4 A , and more particularly, shows the beveled surface 326 located approximately at the outer diameter 352 of the pocket 350 .
- the beveled surface 326 is angled with respect to the top surface 325 of the pedestal 140 ′′ as shown by angle 327 (dimension D 14 ranging between 0 and 90 degrees).
- the beveled surface 326 of the annular rim 320 extends from an inner diameter 358 of the raised annular rim 320 and to an outer diameter 352 of the pocket 350 on the pedestal top surface 325 , wherein the beveled surface is angled with respect to the pedestal top surface 325 at an angle 327 (of dimension “D 14 ” of approximately 90 degrees or less).
- the outer diameter 352 is shown (dimension “D 15 ” of approximately 11.968 inches).
- the outer diameter 352 may have a minimum dimension D 15 of approximately 11.841 inches at room temperature, in one embodiment.
- the dimension of the outer diameter 352 is modulated to promote sealing of the wafer edge 292 .
- the outer diameter 352 is modulated to bring the beveled surface 326 closer to the edge 292 of the wafer 290 in order to promote sealing of the wafer edge 292 to the pedestal 140 ′′ during processing.
- the inner diameter 358 may be likewise modulated (dimension “D 17 ” below approximately 11.968 inches). In that manner, the influence of nearby material (e.g., precursor, radical, contaminants, etc.) that cannot be eliminated is reduced near the wafer edge 292 .
- exemplary MCAs 206 are positioned within the pedestal 140 ′′. That is, pedestal top surface 325 includes one or more wafer supports 206 configured to support a wafer 290 at a wafer support level above the top surface 325 . Each of the wafer supports 206 sits within a hole 205 that opens up at the top surface 220 . Each wafer support 206 may further rest on a compliant spacer 207 that sits at the bottom of hole 205 . Compliant spacer 207 is configured to prevent the wafer supports 206 (e.g., formed from sapphire) from breaking when a wafer 290 is placed thereon.
- compliant spacer 207 is configured to prevent the wafer supports 206 (e.g., formed from sapphire) from breaking when a wafer 290 is placed thereon.
- the positioning of the wafer supports 206 within hole 205 is configured to minimize the distance of the wafer support level 208 (dimension “D 16 ranging approximately between 5 and 15 mil).
- the position and one or more MCAs 206 patterned in pedestal 140 ” is designed to induce bowing of the wafer 290 , such that the wafer edge 292 bows down with respect to the center of the wafer 290 , especially during processing, as previously described.
- the positioning of the MCAs 206 may be closer to the center of the wafer to induce bowing.
- FIGS. 4 C-D are illustrations of the interface between the wafer 290 and the beveled surface 296 of the raised annular rim 320 , in accordance with embodiments of the present disclosure.
- edge 292 of wafer 290 has a curved shape.
- the shape may be an arc, or approximately semicircular.
- at least a portion of the edge 292 contacts the beveled surface 326 at contact point 329 in order to promote edge sealing of the wafer 290 to the pedestal 140 ′′. In traditional configurations, no contact is achieved between the edge 292 and the pedestal 140 ′′.
- the beveled surface is angled at approximately 60 degrees, and as such, a lower portion of the edge 292 is contacting the beveled surface 326 . It is understood that as the angle 327 of the beveled surface 326 is greater, the contact point 329 may contact other portions of the edge 292 , such as near the center of the semicircle forming the edge 292 .
- the beveled surface 296 is near vertical with respect to the pedestal top surface 325 , such that the outer diameter 352 of the pocket 350 is approximately equal to the inner diameter 326 of the raised annular rim 320 .
- outer region 145 ′ of the pedestal 140 ′′ is treated to promote a stable flow profile and surface conditions across multiple deposition cycles, while also reducing depletion and buildup near the wafer edge 292 .
- an 03 passivation is performed on outer region 145 ′.
- ALD coatings are layered in this outer region 145 ′.
- coatings include Yttria, ALN, AlOx, ALON, SiC, and glass.
- region 145 ′ may form a pedestal ring of optimized geometry and of alternate material (Yttria, AlN, AlOx, ALON, SiC, glass), that is less conducive to radical recombination and the growth of film, that are speculated as contributing to the deterioration of uniformity over time.
- alternate material Yttria, AlN, AlOx, ALON, SiC, glass
- neighboring areas see a similar film grow.
- the film on other surfaces e.g., of pedestal 140 ′′ in outer region 145 ′
- these alternate materials reduce the effect of recombination and the growth of film by modulating or affecting the rate at which the film grows, changes, and recombines with radicals.
- Embodiments of the present disclosure may be practiced with various computer system configurations including hand-held devices, microprocessor systems, microprocessor-based or programmable consumer electronics, minicomputers, mainframe computers and the like. Embodiments of the present disclosure can also be practiced in distributed computing environments where tasks are performed by remote processing devices that are linked through a wire-based or wireless network.
- embodiments of the present disclosure can employ various computer-implemented operations involving data stored in computer systems. These operations are those requiring physical manipulation of physical quantities. Any of the operations described herein that form part of embodiments of the present disclosure are useful machine operations. Embodiments of the invention also relate to a device or an apparatus for performing these operations.
- the apparatus can be specially constructed for the required purpose, or the apparatus can be a general-purpose computer selectively activated or configured by a computer program stored in the computer.
- various general-purpose machines can be used with computer programs written in accordance with the teachings herein, or it may be more convenient to construct a more specialized apparatus to perform the required operations.
- the disclosure can also be embodied as computer readable code on a computer readable medium.
- the computer readable medium is any data storage device that can store data, which can be thereafter be read by a computer system. Examples of the computer readable medium include hard drives, network attached storage (NAS), read-only memory, random-access memory, CD-ROMs, CD-Rs, CD-RWs, magnetic tapes and other optical and non-optical data storage devices.
- the computer readable medium can include computer readable tangible medium distributed over a network-coupled computer system so that the computer readable code is stored and executed in a distributed fashion.
Abstract
An assembly for use in a process chamber for depositing a film on a wafer. The assembly includes a pedestal having a pedestal top surface extending from a central axis of the pedestal to an outer edge, the pedestal top surface having a plurality of wafer supports for supporting a wafer. A pedestal step having a step surface extending from a step inner diameter towards the outer edge of the pedestal. A focus ring rests on the step surface and having a mesa extending from an outer diameter of the focus ring to a mesa inner diameter. A shelf steps downwards from a mesa surface at the mesa inner diameter, and extends between the mesa inner diameter and an inner diameter of the focus ring. The shelf is configured to support at least a portion of a wafer bottom surface of the wafer at a process temperature.
Description
- An Application Data Sheet is filed concurrently with this specification as part of the present application. Each application that the present application claims benefit of or priority to as identified in the concurrently filed Application Data Sheet is incorporated by reference herein in its entirety and for all purposes.
- The present disclosure is related to semiconductor substrate processing methods and equipment tools, and more particularly, to a designed set of geometries of a pedestal configuration to control uniformity of deposition.
- Improved film uniformity is important in plasma-enhanced chemical vapor deposition (PECVD) and plasma atomic layer deposition (ALD) technologies. The chamber systems implementing PECVD and ALD are associated with a hardware signature that contributes to nonuniform film deposition. For example, the hardware signature can be associated with chamber asymmetry and with pedestal asymmetry. Furthermore, many processes experience azimuthal nonuniformity of various origins. In particular, multi-station modules performing PECVD and ALD feature a large, open reactor that may contribute to azimuthal nonuniformities and edge drop effects. Nonuniformities also exist in single station modules, due to nonuniform physical chamber geometries including those caused by assembly and component manufacturing tolerances. As customers push to locate die ever closer to the wafer edge, the numerical contribution of this azimuthal nonuniformity to overall nonuniformity grows. Despite best efforts to minimize damage and/or non-uniform deposition profiles, traditional PECVD and plasma ALD schemes still need improvement.
- Remote plasma processes are used to deposit a carbide film (e.g., striker carbide) on a wafer. The plasma is placed relatively far away from the wafer surface. Radicals are then transported to the chamber and react with gases that once distributed deposit a unique carbide film on the wafer. The current technology uses a standard pedestal designed for PECVD applications for close capacitively coupled plasma showerheads for remote plasma processes.
- However, the standard pedestal configuration does not provide the desired flow profile and/or material conditions near the edge of the wafer in remote plasma processing. The result of the current configuration using PECVD hardware near the wafer results in a lower edge deposition profile. Furthermore, uniformity degrades over time, primarily at wafer edge, where it is most sensitive to the flow profile and local conditions, creating the need to maintain a stable edge condition at all times. Specifically, PECVD techniques were designed on ideal conditions including direct/in-situ capacitive coupling plasma processing between a showerhead and pedestal, which introduce nonuniformities when applied to remote plasma processes. For example, wafer ring and pedestal pocket designs were based on ideal conditions for PECVD products with direct/in-situ capacitive coupling plasma processing between showerhead and pedestal. Features and materials chosen reflect the requirements of local plasma. These current features were specifically designed with the intent of controlling the effects of the in-situ plasma at the wafer edge including enhancement of deposition, suppression of harmful discharges, and reduction of particle creation. These concerns are unrelated to remote plasma processing (e.g., striker carbide formation does not require local plasma tuning), but the geometries and materials driven by PECVD would have a negative impact to the on wafer performance (e.g., uniformity) of remote plasma processing. In short, the use of these standard PECVD techniques including a baseline reactor using a standard PECVD pedestal configuration for remote plasma CVD processes (e.g., for depositing conformal carbide films) introduces significant non-uniformities ranging from 2.5-10%, especially out near the edge of the wafer. As an illustration, striker carbide formation does not.
- It is in this context that disclosures arise.
- Embodiments of the present disclosure relate to the use of remote plasma CVD (RPCVD) to deposit conformal carbide films (e.g., striker carbide). A wafer uniformity control knob is disclosed that optimizes the performance of the conformal carbide film by reducing non-uniform film deposition and reducing film performance degradations (including uniformity and other film characteristics) over time. These non-uniformities are primarily caused but not limited to edge drop effects, wherein nearby geometries, material, and material conditions most likely affect the on wafer performance of the film due to radical depletion, film build up, surface condition shifts, and flow profile near the wafer edge. In particular, in embodiments the wafer level knob is characterized by locally modulating the geometries relative to the wafer, material composition, and surface conditions near the wafer. Controlling these factors allows for elimination of harmful film growth and maintains consistent flow (e.g., especially over at the edge of the wafer) of gas and radicals in order to promote uniform growth of film on the wafer.
- In one embodiment, an assembly is described and used in a process chamber for depositing a film on a wafer. The assembly includes a pedestal having a pedestal top surface extending from a central axis of the pedestal to an outer edge. The pedestal top surface includes a plurality of wafer supports configured to support a wafer at a wafer support level above the pedestal top surface. The assembly includes a pedestal step of the pedestal. The pedestal step is defined by a step inner diameter and includes a step surface that extends from the step inner diameter towards the outer edge of the pedestal. The assembly includes a focus ring that is configured to rest on the step surface. The focus ring includes a mesa extending from an outer diameter of the focus ring to a mesa inner diameter. The focus ring includes a shelf stepping downwards from a mesa surface at the mesa inner diameter. The shelf extends between the mesa inner diameter and an inner diameter of the focus ring, and is configured to support at least a portion of a wafer bottom surface of the wafer at a process temperature.
- In another embodiment, another assembly is disclosed for use in a process chamber for depositing a film on a wafer. The assembly includes a pedestal having a pedestal top surface extending from a central axis of the pedestal to an outer edge. The pedestal top surface includes a plurality of wafer supports configured to support a wafer at a wafer support level above the pedestal top surface. The assembly includes a pedestal step of the pedestal. The pedestal step is defined by a step inner diameter, and includes a step surface extending from the step inner diameter towards the outer edge of the pedestal. The pedestal step is defined by a step height extending down from the pedestal top surface. The assembly includes a focus ring configured to rest on the step surface. The focus ring includes a mesa extending from an outer diameter of the focus ring to a mesa inner diameter. The focus ring includes a shelf stepping downwards from a mesa surface at the mesa inner diameter, wherein the shelf extends between the mesa inner diameter and an inner diameter of the focus ring. A shelf height relative to a ring bottom surface ranges between 0.143 to 0.188 inches.
- In still another embodiment, an assembly for use in a process chamber for depositing a film on a wafer is disclosed. The assembly includes a pedestal having a pedestal top surface extending from a central axis of the pedestal. The pedestal top surface includes a plurality of wafer supports configured to support a wafer at a wafer support level above the pedestal top surface. The assembly includes a raised annular rim configured on the outer edge of the pedestal top surface, and is configured to block lateral movement of the wafer that is resting on the pedestal. The raised annular rim includes a mesa surface rising above the pedestal top surface. The raised annular rim and pedestal top surface form a pocket configured to receive the wafer. A beveled surface is defined on the raised annular rim, wherein the beveled surface extends from an inner diameter of the raised annular rim and to an outer diameter of the pocket on the pedestal top surface. In particular, the beveled surface is angled with respect to the pedestal top surface at an angle of 90 degrees or less, so that the surface may be a flat wall at 90 degrees in one embodiment, or be defined as a beveled transition (e.g., less than 90 degrees).
- Other aspects of the disclosure will become apparent from the following detailed description, taken in conjunction with the accompanying drawings, illustrating by way of example the principles of the disclosure.
- The disclosure may best be understood by reference to the following description taken in conjunction with the accompanying drawings in which:
-
FIG. 1A is a simplified, cross-sectional view of a plasma generator system, in accordance with one embodiment of the present disclosure. -
FIG. 1B is a cross-sectional view of a plasma generator system and illustrates a showerhead having a plurality of nozzles configured for injecting precursor into the chamber, in accordance with one embodiment of the present disclosure. -
FIG. 2A is a cross-sectional view of a pedestal assembly including a pedestal, wherein an edge of the pedestal and focus ring having geometries promoting improvement of the uniformity of film deposition and performance stability over time, in accordance with one embodiment of the present disclosure. -
FIG. 2B is a magnification of the edge of the pedestal and focus ring of the pedestal assembly ofFIG. 2A , in accordance with one embodiment of the present disclosure. -
FIG. 2C is a magnification of the edge of the pedestal and focus ring of the pedestal assembly ofFIG. 2A including an extension configured in the focus ring, in accordance with one embodiment of the present disclosure. -
FIG. 2D is a magnification of the edge of the pedestal and focus ring of the pedestal assembly ofFIG. 2A illustrating proposed dimensions for the geometries promoting improvement of uniformity of film dependent and performance stability over time, and illustrates the relative positioning of a shelf of the focus ring and top surface of the pedestal, in accordance with one embodiment of the present disclosure. -
FIG. 2D-1 shows baseline dimensions of the pedestal shown inFIG. 2D at temperature, in accordance with one embodiment of the present disclosure. -
FIG. 2E is a magnification of the edge of the pedestal and focus ring of the pedestal assembly ofFIG. 2A illustrating proposed dimensions for the geometries promoting improvement of uniformity of film dependent and performance stability over time, wherein the shelf of the focus ring is approximately level with the top surface of the pedestal, in accordance with one embodiment of the present disclosure. -
FIG. 2F is a magnification of the edge of the pedestal and focus ring of the pedestal assembly ofFIG. 2A illustrating proposed dimensions for the geometries promoting improvement of uniformity of film dependent and performance stability over time, wherein the shelf of the focus ring is above the level of the top surface of the pedestal, in accordance with one embodiment of the present disclosure. -
FIG. 3A is a perspective view of a substrate processing system including a lift pad and pedestal configuration, wherein the lift pad is smaller than a wafer, in accordance with one embodiment of the present disclosure. -
FIG. 3B is a cross-sectional diagram of the substrate processing system ofFIG. 3A including a lift pad and pedestal configuration, wherein the lift pad is smaller than a wafer, in accordance with one embodiment of the present disclosure. -
FIG. 3C is an illustration of a pattern of MCAs on a lift pad and pedestal configuration, in accordance with one embodiment of the present disclosure. -
FIG. 4A is an illustration of the outer region of the pedestal of the lift pad and pedestal configuration ofFIGS. 3A-3B , and includes a beveled surface of the raised annular rim of the pedestal, in accordance with one embodiment of the present disclosure. -
FIG. 4B is a magnification of the edge of the pedestal of the lift pad and pedestal configuration ofFIGS. 3A-3B and showing a range of angles for a beveled surface of a raised annular rim of a pedestal, in accordance with one embodiment of the present disclosure. -
FIGS. 4C-4D are illustrations of the interface between a wafer and the beveled surface of a raised annular rim of a pedestal, in accordance with one embodiment of the present disclosure. - Although the following detailed description contains many specific details for the purposes of illustration, anyone of ordinary skill in the art will appreciate that many variations and alterations to the following details are within the scope of the present disclosure. Accordingly, the aspects of the present disclosure described below are set forth without any loss of generality to, and without imposing limitations upon, the claims that follow this description.
- Generally speaking, the various embodiments of the present disclosure describe a pedestal assembly for use in remote plasma processing that implements a new wafer uniformity control knob including a delicately designed set of geometries, surface condition, and material composition nearby the wafer edge to further control the uniformity to improve below 1%, as well as providing stable deposition patterns over time. The critical advantages of implementing the proposed designs (to include controlling the surfaces of the pedestal near the wafer edge using geometry, gas flow, and temperature) would include significant performance improvement of a novel film and enhanced performance stability for remote plasma film deposition. These improvements provide for longer use of pedestal assemblies before performing periodic maintenance. Further, these improvements negate the need for full pedestal assembly replacements at each cycle of periodic maintenance.
- With the above general understanding of the various embodiments, example details of the embodiments will now be described with reference to the various drawings.
-
FIG. 1A is a simplified, cross-sectional view of aplasma generator system 100, according to an exemplary embodiment of the present invention. It will be appreciated that, althoughFIG. 1A illustrates an embodiment of theplasma generator system 100 including certain components, additional components or components shaped differently than those shown inFIG. 1A may alternatively be employed. - The
plasma generator system 100 is configured to generate plasma, which may be used to deposit or remove material from a substrate 290 (also referred to throughout as a “wafer”). For example, theplasma generator system 100 may be used in conjunction with systems or components used for various plasma processing techniques, such as remote plasma processing, plasma enhanced chemical vapor deposition, plasma etching, plasma stripping or ashing, sputtering, plasma spraying, and the like. Accordingly, thesubstrate 290 may be a substrate that may be subjected to one or more of the aforementioned processes. For instance, thesubstrate 290 may be made of relatively pure silicon, germanium, gallium arsenide, or other semiconductor material typically used in the semiconductor industry, or of silicon admixed with one or more additional elements such as germanium, carbon, and the like, in an embodiment. In another embodiment, thesubstrate 290 may be a semiconductor substrate having layers that have been deposited thereover during a conventional semiconductor fabrication process. In still another embodiment, thesubstrate 290 may be a component, such as a sheet of glass, ceramic or metal that may be subjected to plasma processing. - The
plasma generator system 100 may be a remote, standalone apparatus or an in-situ module that is incorporated into a processing system. Theplasma generator system 100 shown inFIG. 1A is an example of a remote apparatus. In accordance with an exemplary embodiment of the present invention, theplasma generator system 100 includes acontainer 104, acoil 108, anenergy source 110, a gasflow distribution receptacle 106, and ashowerhead 112. Although an in-situ module may not be configured identically to the embodiment shown inFIG. 1A , it may include similar components. - The
container 104 is configured to receive a processing gas that can be ionized by an electric field and transformed into a plasma, including species such as electrons, ions, and reactive radicals for depositing material onto or removing material from thesubstrate 290. In an exemplary embodiment, thecontainer 104 is made of a material that is capable of enhancing the electric field. For example, thecontainer 104 may be made of a dielectric material including, but not limited to quartz, aluminum/sapphire, and ceramic. To contain the plasma therein, thecontainer 104 has asidewall 116 that defines aplasma chamber 118. Thesidewall 116 has any thickness that is suitable for containing plasma within thecontainer 104 and that does not interfere with the electric field produced by thecoil 108. - The
sidewall 116, and hence, theplasma chamber 118, are shaped to allow the plasma to be directed toward thesubstrate 290. In one exemplary embodiment, thesidewall 116 has a shape that varies along its axial length, as depicted inFIG. 1A . For example, thesidewall 116 may include aneck section 120 extending from aninlet end 122 of a plasma-containingsection 124 and atube section 126 extending from anoutlet end 128 of the plasma-containingsection 124. - In any case, the plasma-containing
section 124 includes aninlet 148 to theplasma chamber 118. According to a preferred embodiment, the plasma-containingsection 124 may be cone-shaped and may have an outlet end diameter (shown as dotted line 115) that is greater than an inlet end diameter (shown as dotted line 117). In one exemplary embodiment, theoutlet end diameter 115 is also greater than thediameter 113 of theneck section 120. - In accordance with another exemplary embodiment of the present invention, the
tube section 126 has a substantially uniform diameter (shown as dotted line 119) that is substantially equal (e.g., .+−0.0.5 mm) to theoutlet end diameter 115 of the plasma-containingsection 124. In another exemplary embodiment, thediameter 119 of thetube section 126 is greater than theoutlet end diameter 115 of the plasma-containingsection 124. Thetube section 126 includes anoutlet 138 having a diameter (depicted as dotted line 121) from theplasma chamber 118 that may be at least as large as a diameter of thesubstrate 290. - According to an exemplary embodiment of the present invention, the
neck section 120, the plasma-containingsection 124, and thetube section 126 have axial lengths that are substantially unequal to each other. In an exemplary embodiment, theneck section 120 has an axial length that is sufficient to stabilize the gasflow distribution receptacle 104 in thecontainer 106, but not so long as to impede gas flow into theplasma chamber 118 as further discussed below. In such case, the axial length of theneck section 120 is less than that of the plasma-containingsection 124 and is less than that of thetube section 126. - To provide an electric field across the
plasma chamber 118, thecoil 108 surrounds at least a portion of thecontainer 104. In an exemplary embodiment, thecoil 108 is a single member made of a conductive material, such as copper. In accordance with another exemplary embodiment, thecoil 108 has afirst end 136 and asecond end 137 between which at least twowindings container 104. Thefirst end 136 is electrically coupled to theenergy source 110. The first winding 141 extends from thefirst end 136 and makes one complete rotation about thecontainer 104. The second winding 142 is integral with the first winding 141 and encircles thecontainer 104 once, terminating at thesecond end 137, which is electronically coupled to acapacitor 158 and anelectrical ground 159. - The particular positioning of the first winding 141 relative to the second winding 142 may be dependent on a desired position of a toroidally-shaped zone or “plasma zone” 176 in the
container 104 at which a maximum plasma density will exist. Specifically, theplasma zone 176 typically forms in a portion of theplasma chamber 118 that is closest to the first winding 141, because the first winding 141 dissipates more energy fromenergy source 110 into the processing gas than any other portion of thecoil 108. As a result, the current received by the first winding 141 produces a voltage that is higher than that of any other portion of thecoil 108 section. Thus, if a desired location of theplasma zone 176 is to be located a particular axial distance from thesubstrate 290, then the first winding 141 is disposed accordingly at a position along the axial length of thecontainer 104. According to an exemplary embodiment, at least twowindings plasma chamber 118, and the inclusion of the second winding 142 enhances uniformity of the plasma in theplasma chamber 118. Though more windings may be included in other embodiments, they are not necessary, as the inclusion of the additional windings does not adversely affect nor substantially improve the production or quality of plasma in theplasma zone 176. - To form the
plasma zone 176, theenergy source 110 is electrically coupled directly to thefirst end 136 of thecoil 108 to form a circuit. Theenergy source 110 may be a radio frequency (RF) voltage source or other source of energy capable of energizing thecoil 108 to form an electric field. In an exemplary embodiment, theenergy source 110 includes anRF generator 152 that is selected for an ability to operate at a desired frequency and to supply a signal to thecoil 108. For example, theRF generator 152 may be selected to operate within a frequency range of about 0.2 MHz to about 20.0 MHz. In one exemplary embodiment, theRF generator 152 may operate at 13.56 MHz. In an exemplary embodiment, theenergy source 110 may include amatching network 154 disposed between theRF generator 152 and thecoil 108. Thematching network 154 may be an impedance matching network that is configured to match an impedance of theRF generator 152 to an impedance of thecoil 108. In this regard, thematching network 154 may be made up of a combination of components, such as a phase angle detector and a control motor; however, in other embodiments, it will be appreciated that other components may be included as well. - In another exemplary embodiment of the
circuit 200, thecapacitor 158 is included to limit voltage flow through thecoil 108. In this regard, thecapacitor 158 is selected to have a capacitance that limits a peak-to-peak voltage flow through thecoil 108 to a threshold voltage. According to an exemplary embodiment of the present invention, the threshold voltage may depend on an impedance value of thecoil 108 and theRF generator 152. According to another exemplary embodiment of the present invention, thecapacitor 158 is also selected for an ability to enhance the impedance-matching capabilities of thematching network 154 to match the impedance ofRF generator 152 to that of thecoil 108. In any case, thecapacitor 158 is electrically coupled to thesecond end 137 of thecoil 108 between thecoil 108 and theelectrical ground 159. - To maximize system operability, the
coil 108 is disposed at an optimum location around thecontainer 104 that minimizes a volume within theplasma chamber 118 occupied by theplasma zone 176 and maximizes the density of plasma in theplasma zone 176. Additionally, each winding 141, 142 is disposed a suitable, substantially uniform distance away from the surface of thecontainer 104 so that theplasma zone 176 forms within theplasma chamber 118 adjacent to aninner surface 163 of thecontainer 104. In this way, the containerinner surface 163 may guide the reactive radicals toward thechamber outlet 138 during processing. For example, in an exemplary embodiment, thecoil 108 may be in a range of 10 mm and 30 mm away from the container. - The processing gas may be diffused before injection into the
plasma chamber 118 to substantially uniformly distribute the gas to theplasma zone 176. In this regard, in one exemplary embodiment, the gasflow distribution receptacle 106 is disposed in theplasma chamber inlet 148 and has any one of numerous shapes, depending on the location of theplasma zone 176 in thecontainer 104. According to one exemplary embodiment, the gasflow distribution receptacle 106 includes acup member 150 and is made of a material that is non-conductive and is capable of withstanding corrosion when exposed to the processing gas. Suitable materials include, for example, dielectric materials such as quartz. - The
cup member 150 may include acylindrical section 156 and arounded section 160. Thecylindrical section 156 may define a portion of areception cavity 164 having an open end 161.Gas injection openings 182 are included within therounded section 160 and are adapted to provide flow communication between thereception cavity 164 and theplasma chamber 118. To control the manner in which the processing gas is injected into theplasma chamber 118, thegas injection openings 182 may be formed and positioned so that the processing gas flows along predetermined gas injection paths. The gas injection paths generally allow the gas to flow axially from a first location in thereception cavity 164 throughopenings 182 to a second location substantially (e.g., .+−0.0.5 mm) adjacent to or over theplasma zone 176. - The number of
openings 182, the size of theopenings 182, and the direction in which theopenings 182 are formed relative to an outer surface 169 of thereceptacle 106 may be further selected to control the manner in which the gas is injected. For example, to substantially evenly distribute the processing gas within theplasma chamber 118, thirty to fortyopenings 182 may be included. In one particular example, twenty-fouropenings 182 may be included. In other embodiments, more orfewer openings 182 may be included. In one exemplary embodiment, theopenings 182 are disposed symmetrically about the longitudinal axis 171 and are substantially evenly spaced around a circumference of therounded section 160 to form a ring. In another exemplary embodiment, theopenings 182 are not evenly spaced around a circumference of therounded section 160. For example, sets of two or more openings may be formed close together, and each set may be equally spaced from the longitudinal axis 171. In any case, theopenings 182 are spaced such that the processing gas may be substantially evenly injected into theplasma chamber 118. - When the
energy source 110 energizes thecoil 108, an electric field is formed in a selected portion of theplasma chamber 118 to thereby ionize the processing gas that may flow therethrough to form ionized gas. As used herein, the term “ionized gas” may include, but is not limited to, ions, electrons, neutral species, excited species, reactive radicals, dissociated radicals, and any other species that may be produced when the processing gas flows through the electric field. To control dispersion of the ionized gas across thework piece 290, theshowerhead 112 may be positioned at theplasma chamber outlet 138. In one exemplary embodiment, theshowerhead 112 includes aplate 184. Theplate 184 may be made from any suitable material that is relatively inert with respect to the plasma, such as aluminum or ceramic. Generally, theplate 184 is sized to allow gas dispersion over an entirety of thesubstrate 290 and thus, has a correspondingly suitable diameter. - To allow gas passage therethrough, the
plate 184 is relatively porous. In particular, theplate 184 includes through-holes 186 that are suitably sized and spaced to disperse the ionized gas over thework piece 290 in a substantially uniform manner. Additionally, the through-holes 186 are disposed in a substantially uniform pattern on theshowerhead 112, in one exemplary embodiment but, in another exemplary embodiment, the through-holes 186 are disposed in a non-uniform pattern. - In an exemplary embodiment of the present invention, the
showerhead 112 is directly coupled to thecontainer 104, as shown inFIG. 1A . For example, theshowerhead 112 may includesidewalls 188 that extend axially from theplate 184 and that are coupled to thecontainer 104 via bolts, clamps, adhesives or other fastening mechanisms. In another embodiment, theshowerhead 112 may be integral with thecontainer 104. Thesidewalls 188 may be used to provide additional distance between theplasma zone 176 and thesubstrate 290, and thus, may be configured accordingly. -
FIG. 1B is a simplified, cross-sectional view of a plasma generator system 100B that is configured for remote plasma deposition processes, in accordance with one embodiment of the present disclosure. Plasma generator system 100B is similar in configuration to theplasma generator system 100 ofFIG. 1A , wherein like components are represented by like reference numerals. For example, plasma generator system 100B includes acontainer 104, acoil 108, anenergy source 110, a gasflow distribution receptacle 106, and ashowerhead 112′. The plasma generator system 100B illustrates a close-up view of theshowerhead 112′. In particular, theshowerhead 112′ of plasma generator system 100B may be configured within theplasma chamber 118, such that when thepedestal 140 is moved to a position within theplasma chamber 118, remote plasma deposition can be performed within the chamber. Both the plasma generator systems 100A and 100B may be used for PECVD, ALD, or remote ALD processes. - For example, the plasma generator system 100B may deposit one or more films implementing an ALD process, which is also known as atomic layer chemical vapor deposition (ALCVD). ALD produces very thin films that are highly conformal, smooth, and possess excellent physical properties. ALD uses volatile gases, solids, or vapors that are sequentially introduced (or pulsed) over a heated substrate. In one ALD cycle, films are formed via alternating self-limiting chemical surface reactions resulting in conformal thin film formation, wherein four operations are performed and can be defined as an A-P—B—P sequence. In step A, a first precursor is introduced as a gas, which is absorbed (or adsorbed) into the substrate. In step P right after step A, the reactor chamber is cleared of the gaseous precursor. In step B, a second precursor is introduced as a gas, which reacts with the absorbed precursor to form a monolayer of the desired material. In step P right after step B, the reactor chamber is again cleared of the gaseous second precursor. By regulating this A-P—B—P sequence, the films produced by ALD are deposited a monolayer at a time by repeatedly switching the sequential flow of two or more reactive gases over the substrate. In that manner, the thickness of the film may be regulated depending on the number of cycles performed of the A-P—B—P sequence.
- Further, the plasma generator system 100B may implement a remote plasma enhanced ALD deposition process, wherein in the A-P—B—P sequence described above, the second precursor includes radicals formed via plasma generation. In particular, the plasma does not come into direct contact with the
substrate 290. That is, thesubstrate 290 is placed remote from the plasma source (e.g., plasma containing-section 124 near windings 141-142). The plasma flowing into thechamber 118 produces radicals and energetic ions, which function as the second, non-metal precursor. Because the radicals react very rapidly with the precursor, plasma enhanced or assisted ALD allows for deposition at much lower temps, and usually with better film properties. In addition, because the plasma is remote from thesubstrate 290, energetic ion and electron bombardment of thesubstrate 290 is minimized or removed, thereby preventing substrate surface damage and contamination through dissociation with by-products or adsorbed precursors (e.g., formed through precursor decomposition). -
Showerhead 112′ includes a plurality ofnozzles 191 that is configured for injecting the first precursor into thechamber 118. A layer of the first precursor adsorbs onto thewafer 290 resting on thepedestal 140 that is placed within the boundaries ofchamber 118. After purging the first precursor fromchamber 118, radicals formed from plasma translate down to thewafer 290 via through-holes 195. -
FIG. 2A is a cross-sectional view of apedestal assembly 280 including apedestal 140, wherein an edge of the pedestal andfocus ring 200 have geometries promoting improvement of film deposition uniformity and deposition performance stability over multiple process cycles especially when performing remote plasma processing, in accordance with one embodiment of the present disclosure. In particular,pedestal assembly 280 is shown having a delicately designed set of geometries to promote uniform film deposition over awafer 290, including at the wafer edge. Embodiments of the present invention control surface conditions of thepedestal assembly 280 that are near the edge of the wafer during processing with specific geometries in order to minimize flow/material from forming contaminants in that affected area. For example, the novel configuration of thepedestal assembly 280 minimizes flow/material from interacting with the bottom of the wafer by restricting flow/material movement at the edge near thefocus ring 200. In that manner, the surface conditions of thepedestal assembly 280 near the edge of thewafer 290 are optimized for flow/material interaction, and the optimization promotes stable surface conditions of thepedestal assembly 280 over multiple deposition process cycles. As such, the period between required maintenance on the plasma chamber may be increased as the performance characteristics of the plasma chamber is maintained for longer periods of time due to reduced deposition degradation. - Specifically,
FIG. 2A illustrates a cross-sectional view ofpedestal 140 with a magnification of theouter region 270 ofpedestal assembly 280. As shown, awafer 290 rests onpedestal 140 and extends close to theouter edge 221, inFIG. 2B , of thepedestal 140. Thefocus ring 200 sits in theouter region 270, and more specifically sits near anouter region 145 of thepedestal 140 on apedestal step 230.Extensions 203 within thefocus ring 200 prevent movement of thefocus ring 200 during processing, as will be further described in relation toFIG. 2C . -
FIG. 2B shows more detail of theouter region 270 of thepedestal 140′ andfocus ring 200 of thepedestal assembly 280 ofFIG. 2A , in accordance with one embodiment of the present disclosure. In particular,FIG. 2B illustrates geometries of thepedestal 140′ andfocus ring 200 promoting uniform film deposition when performing remote plasma processing, whereinpedestal 140′ is configured to cooperatively mate with thefocus ring 200 when performing remote plasma processing. In addition, the optimized geometries provide for deposition performance stability over multiple process cycles when performing remote plasma processing. - The
pedestal assembly 280 includes apedestal 140′ having a pedestaltop surface 220. As shown, the pedestaltop surface 220 andpedestal 140′ extend from acentral axis 311 of thepedestal 140′ to anouter edge 221 of the pedestal. Although not shown inFIGS. 2A-2F , a lift pin assembly may be configured within thepedestal assembly 280, such that lift pins may project through thepedestal 140′ (for example, as thepedestal 140′ is raised in relation to the fixed lift pins) to support the wafer when the wafer is introduced into theplasma chamber 118 and removed from theplasma chamber 118. Specifically, a lift pin assembly includes a plurality of lift pins extending through a plurality of pedestal shafts configured within thepedestal 140′. - In addition, the pedestal
top surface 220 includes a plurality of wafer supports 206 configured to support thewafer 290 at awafer support level 208 above the pedestal top surface. Each of the wafer supports 206 sits within ahole 205 that opens up at thetop surface 220. Eachwafer support 206 may further rest on acompliant spacer 207 that sits at the bottom ofhole 205.Compliant spacer 207 is configured to prevent the wafer supports 206 (e.g., formed from sapphire) from breaking when awafer 290 is placed thereon and/or for height modulation. In one embodiment, the configuration of the wafer supports 206 within thepedestal 140′ is important to optimize performance of thepedestal assembly 280 when implemented for remote plasma processing, such as improved uniformity of film deposition and improved deposition performance stability. In one embodiment, the positioning of the wafer supports 206 withinhole 205 is configured to minimize the distance of the wafer support level 208 (dimension “D1” ranging approximately between 5 and 15 mil). -
Pedestal 140′ includes apedestal step 230 defined by astep riser 231 and astep surface 232. Thestep riser 231 is located at a stepinner diameter 233 of thepedestal 140′, wherein thestep riser 231 rises from thestep surface 232 at the stepinner diameter 233. In addition, thestep surface 232 extends from the stepinner diameter 233 towards theouter edge 221 of the pedestal. In the cross-section ofpedestal 140′ shown inFIG. 2B , anengagement location 213 is configured at theouter edge 221, such that thestep surface 232 stops at theengagement location 213. In other cross-sections ofpedestal 140′, thestep surface 232 may extend all the way to theouter edge 221 ofpedestal 140′, such as on the right side of thepedestal assembly 280 shown inFIG. 2A . - The
pedestal assembly 280 includes afocus ring 200 that is configured to rest on thestep surface 232. As shown, thebottom surface 202 of thefocus ring 200 rests on thestep surface 232. In particular, thefocus ring 200 includes aninner diameter 241 and anouter diameter 247, such that thefocus ring 200 may form an annular ring having a thickness between theinner diameter 241 andouter diameter 247. In addition, thefocus ring 200 includes amesa 212 that extends from anouter diameter 247 to a mesainner diameter 211. Themesa 212 includes amesa surface 210. - The
focus ring 200 includes ashelf 240 that is configured to step downwards from themesa surface 210 at the mesainner diameter 211. The shelf extends between the mesainner diameter 211 and an inner diameter of thefocus ring 241. As will be described more fully below, theshelf 240 is configured to support at least a portion of awafer bottom surface 291 of thewafer 290 at a process temperature. That is, theshelf 240 is configured to support at least a portion of awafer bottom surface 291 of thewafer 290 during processing. Thewafer 290 may form a shape wherein the outer edge of the wafer has a wavy shape, such that thewafer 290 takes on a slight potato chip shape. As such, one or more contact points and/or regions of theedge 292 contact theshelf 240. - Because the spacing between the
edge 292 ofwafer 290 and thebottom surface 291 ofwafer 290 is reduced, flow/material (e.g., precursor and/or radicals) are prevented from forming and/or occupying the region near the junction where thewafer 290,ring shelf 240 andpedestal step 230 meet. That is, the focus ring substantially touches thebottom surface 291 of thewafer 290 during processing. In that manner, because the spacing is reduced resulting in limited deposition of precursor and/or radicals contaminants due to lingering precursor and/or radicals present in that described spacing are prevented from being deposited on thefocus ring 200 near theshelf 240 and/or on thepedestal 140′ near thestep 230. As such, contamination of thewafer top surface 291 which leads to non-uniformities in wafer deposition near theedge 292 of the wafer is also reduced. In traditional pedestal assemblies, thefocus ring 200 does not touch thewafer 290 during processing, and as such, precursor and radical deposition occurs on thefocus ring 200 andouter region 145 of the pedestal near the junction where thewafer 290,ring shelf 240 andpedestal step 230 meet, which leads to contamination of thefocus ring 200 andpedestal 140′ resulting in poor performance stability over multiple deposition cycles, and non-uniformities in film deposition. -
FIG. 2C is a magnification of theouter region 270 of thepedestal 140′ of thepedestal assembly 280 ofFIG. 2A including one ormore extensions 203 configured to prevent movement of thefocus ring 200 during processing, in accordance with one embodiment of the present disclosure. In particular, thefocus ring 200 includes a plurality ofextensions 203 configured to secure thefocus ring 200 to thepedestal 140. Theextensions 203 are configured to prevent thefocus ring 200 from shifting during processing. Theextensions 203 are configured to sit in theengagement locations 213 as shown inFIG. 2B . - In addition, a focus
ring support configuration 245 is also shown. That is, thepedestal 140′ includes one or more focusring support configurations 245 distributed appropriately in order to support the focus ring evenly above thestep 230 of thepedestal 140′. The focusring support configurations 245 may be adjusted to achieve a desiredheight 204 of themesa surface 210 above the pedestaltop surface 220, for example. Also, the focusring support configurations 245 may be adjusted to achieve a desired separation between thebottom surface 202 of thefocus ring 200 and thestep surface 232 of thepedestal 140′. -
FIG. 2D is a magnification of theouter region 270 of thepedestal assembly 280 ofFIG. 2A , and illustrates baseline dimensions for the geometries promoting improvement of uniformity of film dependent and performance stability over time, in accordance with one embodiment of the present disclosure. In addition,FIG. 2D illustrates the relative positioning of theshelf 240 of thefocus ring 200 andtop surface 220 of thepedestal 140′. - In one embodiment, geometric features of the standard pedestal bulk material of aluminum or ceramic (aluminum oxide) are designed to define and control the flow profile and buildup zones relative to the wafer edge 292 (e.g., near the
outer region 270 of pedestal assembly 280). In particular, the geometries are chosen to compensate and minimize the influence of nearby material (e.g., precursor, radical, contaminants, etc.) that cannot be eliminated, but inherently influence the radical depletion. The geometry changes include modulating wafer height into the pocket, mesa height, wall angling, wall distance to wafer edge, and mesa (inner and outer) diameter. Additionally, geometries to create wafer edge sealing and contact (e.g., withpedestal 140′ or focus ring 200) combined with side and/or backside gas purge are implemented to further assist maintaining the stable flow profile, depletion and buildup, and/or surface conditions at thewafer edge 292, in another embodiment. For example, each of the dimensions shown are proposed to be smaller than the shown dimensions, in embodiments. - In particular,
FIG. 2D shows baseline dimensions of thepedestal 140′. For example, theouter edge 221 ofpedestal 140′ is shown having a diameter of approximately 13.81 inches, which is greater than the diameter of thewafer 290. In addition, thepedestal shelf 230 that is configured to support thefocus ring 200 is defined as having an inner diameter 233 (dimension “D3” of approximately 11.375 inches). Theshelf 230 extends from theinner diameter 233 to theedge 221. Also, the height 222 (dimension “D10” of approximately 0.155 inches) of thestep 230 ofpedestal 140′ is shown. -
FIG. 2D also shows anexemplary MCA 206 positioned within thepedestal 140′. In one embodiment, the position and one or more MCAs 206 patterned inpedestal 140′ is designed to induce bowing of thewafer 290, such that thewafer edge 292 bows down with respect to the center of thewafer 290, especially during processing. The center of thewafer 290 may be located approximately at thecentral axis 311. Bowing may also occur at room temperature. For example, thewafer 290 may take on a slight dome shape with the center of the wafer higher than at least one portion of thewafer edge 292. The positioning of theMCAs 206 may be closer to the center of the wafer to induce bowing. In the opposite arrangement, the MCAs can be sized appropriately to require contact between the wafer edges and the Focus Ring step higher than the top plane of the MCAs, creating a bowl shape. - In addition, baseline dimensions for the
focus ring 200 are shown. For example, thefocus ring 200 has an inner diameter 241 (dimension “D4” of approximately 11.53 inches), and an outer diameter 247 (dimension “D2” of approximately 13.91 inches). Thefocus ring 200 has amesa 212, which is defined by a mesa inner diameter 211 (dimension “D3” of approximately 11.87 inches). Theshelf 240 is defined within thefocus ring 200 between theinner diameter 211 of themesa 212, and the inner diameter 241 (dimension “D4” of approximately 11.53 inches) of thefocus ring 200. - In one embodiment the relative positioning of the
shelf 240 of thefocus ring 200 andtop surface 220 of thepedestal 140′ is modulated to promote sealing of thewafer edge 292, such as promoting contact withpedestal 140′ and/orfocus ring 200. For example, the distance of the shelf bottom 248 from thering bottom surface 202 is modulated, such that the shelf bottom can be positioned below, at the same level, or above thetop surface 220 ofpedestal 140′. For example, the distance 242 (dimension “D5” ranging approximately from 0.143 to 0.188 inches) of thebottom surface 248 ofshelf 240 from thebottom surface 202 offocus ring 200 is shown. In another embodiment, the height ofriser 246 may be modulated to achieve the same effect. As shown inFIG. 2D , thedistance 242 is smaller than a height of theriser 231 of thepedestal step 230, such that theshelf bottom 248 sits below thetop surface 220 ofpedestal 140′. For example, the height ofriser 246 is shown (dimension “D6” that is greater than 0.033 inches), or in other words the difference between aheight 204 of the focus ring 200 (from aring bottom surface 202 to the mesa surface 210) and a distance from thering bottom surface 202 toshelf bottom 248. Modulation of theshelf 240 is reflected in the distance 243 (dimension “D7” ranging between 0 and 0.012 inches) between the shelfbottom surface 248 and thetop surface 220 ofpedestal 140′, when thebottom surface 248 sits below thetop surface 220. -
FIG. 2D-1 shows baseline dimensions of thepedestal 140′ shown inFIG. 2D at temperature (e.g., 400 Celsius), in one embodiment. For example, theouter edge 221 diameter (dimension “D8′” of approximately 13.873 inches) ofpedestal 140′ is shown, and has a diameter greater than the diameter of thewafer 290. In addition, thepedestal shelf 230 that is configured to support thefocus ring 200 is defined as having an inner diameter 233 (dimension “D9′” of approximately 11.427 inches). Theshelf 230 extends from theinner diameter 233 to theedge 221. Also, theheight 222 of thestep 230 ofpedestal 140′ is shown (dimension “D10′” of approximately 0.156 inches). Other dimensions are shown (e.g., “D2′” of approximately 13.91 inches, “D6 a” of approximately greater than 0.033 inches, “D7′” of approximately 0.012 inches, “D10′” of approximately 0.156 inches, “D12′” of approximately 0.062 inches, “D3′” of approximately 11.89 inches, and “D4′” of approximately 11.55 inches). - In other embodiments, the
bottom surface 248 ofshelf 240 may be positioned at or above thetop surface 220 ofpedestal 140′. For example,FIG. 2E illustrates theouter region 270 of thepedestal assembly 280 shown inFIG. 2A , wherein the height of theriser 246′ (dimension “D6 b” of approximately 0.033 inches) is defined such that thebottom surface 248 is approximately level with thetop surface 220 ofpedestal 140′. That is, thedistance 242 is approximately equal to the height of theriser 231 ofpedestal step 230. Also,FIG. 2F illustrates theouter region 270 ofpedestal assembly 280 shown inFIG. 2A , wherein the height ofriser 246″ (dimension “D6 c” ranging approximately between 0.0 to 0.033 inches) is defined such that thebottom surface 248 is positioned higher than thetop surface 220 ofpedestal 140′. That is, thedistance 242 is greater than the height ofriser 231 ofpedestal step 230. - The separation 244 (dimension “D11” of approximately 0.033 inches) between the
mesa surface 210 and thetop surface 220 ofpedestal 140′ is shown. In embodiments, theheight 204 offocus ring 200 is lowered (e.g., less than D11) to promote sealing of thewafer edge 292, such as promoting contact withpedestal 140′ and/orfocus ring 200. - In one embodiment, the
gap 239 betweenfocus ring 200 and thepedestal riser 231 is modulated to promote sealing of thewafer edge 292, such as promoting contact withpedestal 140′ and/orfocus ring 200. In particular, the gap 239 (dimension “D12” of approximately 0.078 inches) is defined as the distance between theinner diameter 241 of thefocus ring 200 and theinner diameter 233 of thepedestal step 230. - In another embodiment, the mesa
inner diameter 211 is modulated to promote sealing of thewafer edge 292, such as promoting contact withpedestal 140′ and/orfocus ring 200. As shown, inner diameter 211 (dimension “D3” of approximately 11.87 inches) is shown, but may be made smaller to decrease the gap between theriser 246 and theedge 292 ofwafer 290 during processing. - In still another embodiment, components of the
pedestal 140′ and/orfocus ring 200 in theouter region 270 of thepedestal assembly 280 is treated to promote sealing of thewafer edge 292, such as promoting contact withpedestal 140′ and/orfocus ring 200. The treatment promotes a stable flow profile and surface conditions across multiple deposition cycles, while also reducing depletion and buildup near thewafer edge 292. In one embodiment, an 03 passivation is performed in thisouter region 270. In other embodiments, ALD coatings are layered in thisouter region 270. For example, coatings include Yttria, ALN, AlOx, ALON, SiC, and glass. - In still another embodiment,
region 145 ofpedestal 140′ comprises alternate materials. For example,region 145 may comprise materials including Yttria, ALN, AlOx, ALON, SiC, and glass.Region 145 may form a pedestal ring of optimized geometry and of alternate material (Yttria, AlN, AlOx, ALON, SiC, glass), that is less conducive to radical recombination and the growth of film, that are speculated as contributing to the deterioration of uniformity over time. As theorized, as deposition on the wafer occurs, neighboring areas see a similar film grow. Unlike the wafer that is removed, the film on other surfaces (e.g., ofpedestal 140′ andfocus ring 200 in outer region 270) is then exposed to clean processes and other gases during idle. These alternate materials reduce the effect of recombination and the growth of film by modulating or affecting the rate at which the film grows, changes, and recombines with radicals. - In still another embodiment, the
focus ring 200 may comprise a consumable material (e.g., quartz, aluminum). Thefocus ring 200 may be replaced at periodic maintenance cycles, in order to mitigate the local film growth near the wafer edge. Replaceable materials of thefocus ring 200 allow decoupling the influence and trending of film deposition and effects of clean processing steps by introducing a fresh material at the PM cycle. In addition, the decoupling is achieved by having afocus ring 200 of a material that is closer to the composition and temperature of either the wafer 290 (e.g., quartz) or thepedestal 140′ (aluminum). -
FIG. 3A is a perspective view of a lift pad andpedestal configuration 300 of a substrate processing system configured to perform remote plasma processing, wherein thelift pad 390 is smaller than awafer 290 disposed thereon, in accordance with one embodiment of the present disclosure. Geometric features of the standard pedestal bulk material of aluminum or ceramic (aluminum oxide) are designed to define and control the flow profile and buildup zones relative to the wafer edge 292 (e.g., near theannular rim 320 thepedestal 140″). In particular, the geometries are chosen to compensate and minimize the influence of nearby material (e.g., precursor, radical, contaminants, etc.) that cannot be eliminated, but inherently influence the radical depletion. The geometry changes include modulating wafer height into the pocket, mesa height of theannular rim 320, wall angling, wall distance to wafer edge, and mesa (inner and outer) diameter. Additionally, geometries to create wafer edge sealing and contact (e.g., withpedestal 140″) combined with side and/or backside gas purge are implemented to further assist maintaining the stable flow profile, depletion and buildup, and/or surface conditions at thewafer edge 292, in another embodiment. - A pedestal and
lift pad actuator 305 controls movement of thecentral shaft 310′. Becausepedestal 140″ is coupled to thecentral shaft 310′, movement in thecentral shaft 310′ is translated to thepedestal 140″. In addition, the pedestal andlift pad actuator 305 controls movement of thepad shaft 330. Because thelift pad 390 is coupled to thepad shaft 330, movement in thepad shaft 330 is translated to thelift pad 390. - The
pedestal 140″ of the lift pad andpedestal configuration 300 includes a pedestaltop surface 325 extending from thecentral axis 311 of thepedestal 140″. A plurality of wafer supports 206 (e.g., MCAs) is disposed on thetop surface 325. For example,FIG. 3C is an illustration of a pattern ofMCAs 206 onpedestal 140″, in one embodiment. In addition, a raisedrim 320 is disposed on the outer region of the pedestaltop surface 325, wherein the raisedrim 320 is configured for blocking lateral movement of awafer 290 that is placed on thepedestal 140″. -
FIG. 3B is a cross-sectional diagram of the lift pad andpedestal configuration 300 ofFIG. 3A , wherein thelift pad 390 is smaller than awafer 390 disposed thereon, in accordance with one embodiment of the present disclosure. For purposes of illustration only, thepedestal 140″ and the lift pad 630 are shown at positions and/or levels allowing for wafer processing. - The
pedestal 140″ includes a pedestaltop surface 325 extending from thecentral axis 311 of thepedestal 140″. The pedestaltop surface 325 is configured to support a wafer when placed thereon. Thetop surface 325 may include one or more recesses to provide an interface between thepedestal 140″ and thelift pad 390, such as arecess 340 configured to facilitate coupling between thepad shaft 330 and thelift pad 390. For example, thepedestal 140″ includes arecess 340 centered in the pedestaltop surface 325 and extending from thecentral axis 311 to arecess diameter 391. That is,recess 340 sits over a center portion of the pedestaltop surface 325. In addition, thetop surface 325 may form apocket 350 defined by the raisedannular rim 320. While thepedestal 140″ may be described as generally having a circular shape when viewed from above, the footprint of thepedestal 140″ may vary from a circle to accommodate for different features, such as a carrier ring support, focus ring, and end-effector access, etc. - As shown,
pedestal 140″ is connected to theactuator 305, which is configured for controlling movement of thepedestal 140″. In particular, acentral shaft 310′ is coupled to theactuator 305 and thepedestal 140″, such that thecentral shaft 310′ extends between the actuator 305 and thepedestal 140″. Thecentral shaft 310′ is configured to move thepedestal 140″ along thecentral axis 311. As such, movement of theactuator 305 translates into movement of thecentral shaft 310′, which in turn translates into movement of thepedestal 140″. - In one embodiment, the pedestal
top surface 325 includes a plurality of wafer supports 206 defined thereon (e.g., shown inFIG. 3A ), wherein the wafer supports 206 are configured to support awafer 290 at a wafer support level above the pedestaltop surface 325. The wafer supports provide for a uniform and small gap between thepedestal 140″ and anywafer 290 disposed thereon. - In addition, the
pedestal 140″ is shown having twosegments pedestal 140″ may be formed in two segments to accommodate for formation during manufacturing the plurality of heating and/orcooling elements 359. As previously disclosed, it is appreciated thatpedestal 140″ is considered to be one element. - In the lift pad and
pedestal configuration 300, thelift pad 390 includes a padtop surface 392 that extends from the central axis 470′ to a pad diameter. Thelift pad 390 is configured rest within therecess 340, wherein therecess 340 is configured to receive thelift pad 390. In particular, the lift padtop surface 392 is below thewafer 290 when thewafer 290 sits on the wafer supports 206 of thepedestal 140″, such as in a process position (e.g., when performing plasma processing, treatment and/or film deposition). Further, thelift pad 390 is configured to move with thepedestal 140″. - As shown, the
lift pad 390 is connected to theactuator 305′, which is configured for controlling movement of thelift pad 390. In particular, apad shaft 330 is coupled to theactuator 305 and thepedestal 140″, such that thepad shaft 330 extends between the actuator 305 and thepedestal 140″. Thepad shaft 330 is configured within thecentral shaft 310′ that is connected to thepedestal 140″. In particular, thepad shaft 330 is configured to move thelift pad 390 along thecentral axis 311. As such, movement of theactuator 305 translates into movement of thepad shaft 330, which in turn translates into movement of thelift pad 390. In one embodiment, theactuator 305 controls movement of both thelift pad 390 and thepedestal 140″. - Specifically, the
pad shaft 330 is configured to separate thelift pad 390 from thepedestal 140″ for lift pad rotation, for example, during processing. That is, thelift pad 390 is configured to move up relative to the pedestaltop surface 325 along thecentral axis 311 when thepedestal 140″, such that thelift pad 390 is separated from the pedestaltop surface 325 by a process rotation displacement for purposes of rotating thelift pad 390. As such, awafer 290 that is disposed upon thelift pad 390 is also separated from thepedestal 140″. Thepad shaft 330 is also configured to lower thelift pad 390 to rest upon thepedestal 140″. - In particular, when the
lift pad 390 is separated from thepedestal 140″, thelift pad 390 is configured to rotate relative to the pedestaltop surface 325 between at least a first angular orientation and a second angular orientation (e.g., between 0 degrees and 180 degrees), or may continually rotate during processing. This rotation may reduce the effects of the hardware signature of the pedestal during processing, and also reduces the effects of the chamber hardware signature during processing. - In other embodiments, the
lift pad 390 provides for lift pin functionality to raise and lower the wafer during wafer delivery and processing. Specifically, thelift pad 390 is configured to move up relative to the central pedestaltop surface 325 when the pedestal is in a bottommost downwards position, such that thelift pad 390 is separated from the pedestaltop surface 325 by a displacement large enough for entry of an end-effector arm. - As shown in
FIG. 3B , thepedestal 140″ of the lift pad andpedestal configuration 300 includes a raisedrim 320 disposed on the outer region of the pedestal top surface 720 (e.g., nearouter edge 221′ ofpedestal 140″), wherein the raisedrim 320 is configured for blocking lateral movement of awafer 290 that is placed on thepedestal 140″. That is, therim 320 is a step above the pedestaltop surface 325 at a height sufficient to block movement of the wafer. - The lift pad and
pedestal configuration 300 includes a lift pin assembly that includes one or more lift pins 308. For purposes of illustration, thepedestal 140″ andlift pad 390 are shown at a level allowing forlift pin 308 extension for purposes of wafer delivery, in accordance with one embodiment of the present disclosure. In particular, the lift pins 308 extend from thelift pad 390 throughcorresponding pedestal shafts 318 disposed in thepedestal 140″ in such a manner such that an end-effector arm (not shown) carrying a wafer 290 (with or without a carrier ring) is able to maneuver into a position for delivering the wafer to the lift pins 308 or for receiving the wafer from the lift pins 308.Corresponding pedestal shafts 318 are aligned and configured to receive acorresponding lift pin 308 as thepedestal 140″ moves in relation to the lift pins 308. It is understood that one or more lift pin shafts and corresponding lift pins may be configured within the lift pin assembly to lift up and place or remove thewafer 290 during wafer delivery. As shown, each of the lift pins 308 is coupled to a correspondinglift pin support 307 to effect movement. The lift pin supports 307 are coupled to alift pin actuator 306. Thelift pin support 307 may be of any shape (e.g., annular ring washer, arm extending from an annular base, etc.). In particular, during operation of the lift pin assembly, thelift pin 308 is attached to thelift pin support 307, and positioned to move within the lift pin shaft relative to thepedestal 140″ to raise thewafer 290 above the pedestaltop surface 325 and/or to lower thewafer 290 to rest upon the pedestaltop surface 325 during wafer delivery and processing. -
FIGS. 4A-4D illustrate of theouter region 145′ of thepedestal 140″ of the lift pad andpedestal configuration 300 ofFIGS. 3A-3B , and includes abeveled surface 326 of the raisedannular rim 320 of thepedestal 140″, in accordance with one embodiment of the present disclosure. As shown, the lift pad andpedestal configuration 300 includes apedestal 140″ having a pedestaltop surface 325 extending from acentral axis 311 of thepedestal 140″. As shown,FIG. 4A shows the relative positioning of the raisedannular rim 320 relative to a wafer disposed on thetop surface 325 of thepedestal 140″ that provides a limitation for movement of thewafer 290 and promotes improvement of uniformity of film dependent and performance stability over time. - In one embodiment, geometric features of the standard pedestal bulk material of aluminum or ceramic (aluminum oxide) are designed to define and control the flow profile and buildup zones relative to the
wafer edge 292 when disposed on thepedestal 140″. In particular, the geometries are chosen to compensate and minimize the influence of nearby material (e.g., precursor, radical, contaminants, etc.) that cannot be eliminated, but inherently influence the radical depletion. The geometry changes include modulating wafer height into the pocket D16,pocket height 351, wall angling 327, wall distance towafer edge 326, and pocket (inner D15 and outer 221) diameter. Additionally, geometries to create wafer edge sealing and contact (e.g., withpedestal 140″) combined with side and/or backside gas purge are implemented to further assist maintaining the stable flow profile, depletion and buildup, and/or surface conditions at thewafer edge 292, in another embodiment. - The
pedestal 140″ includes a raisedannular rim 320 configured on theouter edge 221′, wherein theannular rim 320 forms apocket 350 defined by a pocket outer diameter 352 (dimension “D15” of approximately 11.968 inches) and thetop surface 325 of thepedestal 140″. Thepocket 350 is configured to receive thewafer 290, and has a height 351 (dimension “D13” of approximately 0.35 inches). The raisedannular rim 320 is configured to block lateral movement of thewafer 290 that is resting on thepedestal 140″. In addition, theannular rim 320 includes amesa surface 322 rising above the pedestaltop surface 325. In one embodiment, theheight 351 is modulated to promote sealing of thewafer edge 292 topedestal 140″. For example, theheight 351 may be lowered such that the level of thewafer 290 is approximately equal to the level of themesa surface 322. - The
annular rim 320 includes abeveled surface 326, wherein the angulation is optimized to promote create wafer edge sealing and contact (e.g., withpedestal 140″). In particular,FIG. 4B illustrates theouter region 145′ of thepedestal 140″ of the lift pad andpedestal configuration 300 ofFIG. 4A , and more particularly, shows thebeveled surface 326 located approximately at theouter diameter 352 of thepocket 350. Thebeveled surface 326 is angled with respect to thetop surface 325 of thepedestal 140″ as shown by angle 327 (dimension D14 ranging between 0 and 90 degrees). - As shown in
FIG. 4C , thebeveled surface 326 of theannular rim 320 extends from aninner diameter 358 of the raisedannular rim 320 and to anouter diameter 352 of thepocket 350 on the pedestaltop surface 325, wherein the beveled surface is angled with respect to the pedestaltop surface 325 at an angle 327 (of dimension “D14” of approximately 90 degrees or less). Theouter diameter 352 is shown (dimension “D15” of approximately 11.968 inches). In one embodiment, theouter diameter 352 may have a minimum dimension D15 of approximately 11.841 inches at room temperature, in one embodiment. In embodiments, the dimension of theouter diameter 352 is modulated to promote sealing of thewafer edge 292. That is, theouter diameter 352 is modulated to bring thebeveled surface 326 closer to theedge 292 of thewafer 290 in order to promote sealing of thewafer edge 292 to thepedestal 140″ during processing. Further, theinner diameter 358 may be likewise modulated (dimension “D17” below approximately 11.968 inches). In that manner, the influence of nearby material (e.g., precursor, radical, contaminants, etc.) that cannot be eliminated is reduced near thewafer edge 292. - Also shown,
exemplary MCAs 206 are positioned within thepedestal 140″. That is, pedestaltop surface 325 includes one or more wafer supports 206 configured to support awafer 290 at a wafer support level above thetop surface 325. Each of the wafer supports 206 sits within ahole 205 that opens up at thetop surface 220. Eachwafer support 206 may further rest on acompliant spacer 207 that sits at the bottom ofhole 205.Compliant spacer 207 is configured to prevent the wafer supports 206 (e.g., formed from sapphire) from breaking when awafer 290 is placed thereon. In one embodiment, the positioning of the wafer supports 206 withinhole 205 is configured to minimize the distance of the wafer support level 208 (dimension “D16 ranging approximately between 5 and 15 mil). In addition, the position and one or more MCAs 206 patterned inpedestal 140” is designed to induce bowing of thewafer 290, such that thewafer edge 292 bows down with respect to the center of thewafer 290, especially during processing, as previously described. The positioning of theMCAs 206 may be closer to the center of the wafer to induce bowing. - More particularly,
FIGS. 4C-D are illustrations of the interface between thewafer 290 and the beveled surface 296 of the raisedannular rim 320, in accordance with embodiments of the present disclosure. As shown inFIG. 4C ,edge 292 ofwafer 290 has a curved shape. For example, the shape may be an arc, or approximately semicircular. During processing, at least a portion of theedge 292 contacts thebeveled surface 326 atcontact point 329 in order to promote edge sealing of thewafer 290 to thepedestal 140″. In traditional configurations, no contact is achieved between theedge 292 and thepedestal 140″. As shown inFIG. 4C , the beveled surface is angled at approximately 60 degrees, and as such, a lower portion of theedge 292 is contacting thebeveled surface 326. It is understood that as theangle 327 of thebeveled surface 326 is greater, thecontact point 329 may contact other portions of theedge 292, such as near the center of the semicircle forming theedge 292. For example, as shown inFIG. 4D , the beveled surface 296 is near vertical with respect to the pedestaltop surface 325, such that theouter diameter 352 of thepocket 350 is approximately equal to theinner diameter 326 of the raisedannular rim 320. - In still another embodiment,
outer region 145′ of thepedestal 140″ is treated to promote a stable flow profile and surface conditions across multiple deposition cycles, while also reducing depletion and buildup near thewafer edge 292. In one embodiment, an 03 passivation is performed onouter region 145′. In other embodiments, ALD coatings are layered in thisouter region 145′. For example, coatings include Yttria, ALN, AlOx, ALON, SiC, and glass. - In still another embodiment,
region 145′ may form a pedestal ring of optimized geometry and of alternate material (Yttria, AlN, AlOx, ALON, SiC, glass), that is less conducive to radical recombination and the growth of film, that are speculated as contributing to the deterioration of uniformity over time. As theorized, as deposition on the wafer occurs, neighboring areas see a similar film grow. Unlike the wafer that is removed, the film on other surfaces (e.g., ofpedestal 140″ inouter region 145′) is then exposed to clean processes and other gases during idle. These alternate materials reduce the effect of recombination and the growth of film by modulating or affecting the rate at which the film grows, changes, and recombines with radicals. - While specific embodiments have been provided for a pedestal assembly for use in remote plasma processing that implements a new wafer uniformity control knob including a delicately designed set of geometries, surface condition, and material composition nearby the wafer edge to further control the uniformity, as well as providing stable deposition patterns over time, these are described by way of example and not by way of limitation. Those skilled in the art having read the present disclosure will realize additional embodiments falling within the spirit and scope of the present disclosure.
- It should be understood that the various embodiments defined herein may be combined or assembled into specific implementations using the various features disclosed herein. Thus, the examples provided are just some possible examples, without limitation to the various implementations that are possible by combining the various elements to define many more implementations. In some examples, some implementations may include fewer elements, without departing from the spirit of the disclosed or equivalent implementations.
- Embodiments of the present disclosure may be practiced with various computer system configurations including hand-held devices, microprocessor systems, microprocessor-based or programmable consumer electronics, minicomputers, mainframe computers and the like. Embodiments of the present disclosure can also be practiced in distributed computing environments where tasks are performed by remote processing devices that are linked through a wire-based or wireless network.
- With the above embodiments in mind, it should be understood that embodiments of the present disclosure can employ various computer-implemented operations involving data stored in computer systems. These operations are those requiring physical manipulation of physical quantities. Any of the operations described herein that form part of embodiments of the present disclosure are useful machine operations. Embodiments of the invention also relate to a device or an apparatus for performing these operations. The apparatus can be specially constructed for the required purpose, or the apparatus can be a general-purpose computer selectively activated or configured by a computer program stored in the computer. In particular, various general-purpose machines can be used with computer programs written in accordance with the teachings herein, or it may be more convenient to construct a more specialized apparatus to perform the required operations.
- The disclosure can also be embodied as computer readable code on a computer readable medium. The computer readable medium is any data storage device that can store data, which can be thereafter be read by a computer system. Examples of the computer readable medium include hard drives, network attached storage (NAS), read-only memory, random-access memory, CD-ROMs, CD-Rs, CD-RWs, magnetic tapes and other optical and non-optical data storage devices. The computer readable medium can include computer readable tangible medium distributed over a network-coupled computer system so that the computer readable code is stored and executed in a distributed fashion.
- Although the method operations were described in a specific order, it should be understood that other housekeeping operations may be performed in between operations, or operations may be adjusted so that they occur at slightly different times, or may be distributed in a system which allows the occurrence of the processing operations at various intervals associated with the processing, as long as the processing of the overlay operations are performed in the desired way.
- Although the foregoing disclosure has been described in some detail for purposes of clarity of understanding, it will be apparent that certain changes and modifications can be practiced within the scope of the appended claims. Accordingly, the present embodiments are to be considered as illustrative and not restrictive, and embodiments of the present disclosure is not to be limited to the details given herein, but may be modified within the scope and equivalents of the appended claims.
Claims (16)
1. A pedestal assembly for use in a process chamber, comprising:
a pedestal comprising a pedestal top surface that is horizontally-oriented along a first plane, the pedestal top surface having a plurality of wafer supports configured to support a wafer at a wafer support level above the pedestal top surface;
a raised annular rim that protrudes from the pedestal top surface and is disposed on an outer edge of the pedestal top surface, wherein the raised annular rim comprises a mesa surface that is horizontally-oriented along a second plane and that is elevated above the pedestal top surface, and wherein the raised annular rim and the pedestal top surface define a pocket configured to receive the wafer; and
a beveled surface that extends from the mesa surface to the pedestal top surface, wherein each of the plurality of wafer supports sits within a hole that opens up at the pedestal top surface and rests on a compliant spacer that sits at a bottom of the hole, wherein the compliant spacer is configured to prevent each of the wafer supports from breaking and/or for height modulation.
2. The pedestal assembly of claim 1 , wherein the beveled surface is angled with respect to the pedestal top surface at an angle less than 90 degrees.
3. The pedestal assembly of claim 1 , wherein the outer edge of the pedestal comprises a material selected from a group consisting of: Yttria, aluminum nitride, aluminum oxide, aluminum oxynitride, silicon carbide, and glass.
4. The pedestal assembly of claim 1 , wherein the mesa surface extends from an outer diameter of the pocket to a curved surface that joins the mesa surface to the outer edge of the pedestal, wherein the outer edge of the pedestal is vertically-oriented relative to the mesa surface.
5. The pedestal assembly of claim 1 , wherein an outer diameter of the pocket is configured to promote sealing of a wafer edge of the wafer to the pedestal.
6. The pedestal assembly of claim 5 , wherein the outer diameter of the pocket is approximately 11.968 inches.
7. The pedestal assembly of claim 1 , wherein an inner diameter of the raised annular rim is less than 11.968 inches.
8. The pedestal assembly of claim 1 , further comprising:
a lift pin assembly comprising a plurality of lift pins that extend through a plurality of pedestal shafts disposed within the pedestal.
9. The pedestal assembly of claim 1 , wherein the beveled surface is angled with respect to the pedestal top surface at an angle of approximately 60 degrees.
10. The pedestal assembly of claim 1 , wherein a height of the pocket is configured to promote sealing of a wafer edge of the wafer to the pedestal.
11. The pedestal assembly of claim 1 , wherein a height of the pocket is approximately 0.35 inches.
12. The pedestal assembly of claim 1 , wherein the raised annular rim is configured to limit lateral movement of the wafer.
13. A pedestal assembly for use in a process chamber, comprising:
a pedestal comprising a pedestal top surface that is horizontally-oriented along a first plane, the pedestal top surface having a plurality of wafer supports configured to support a wafer at a wafer support level above the pedestal top surface;
a raised annular rim that protrudes from the pedestal top surface and is disposed on an outer edge of the pedestal top surface, wherein the raised annular rim comprises a mesa surface that is horizontally-oriented along a second plane and that is elevated above the pedestal top surface, and wherein the raised annular rim and the pedestal top surface define a pocket configured to receive the wafer; and
a beveled surface that extends from the mesa surface to the pedestal top surface, wherein the beveled surface is angled with respect to the pedestal top surface at an angle less than 90 degrees.
14. The pedestal assembly of claim 13 , wherein the outer edge of the pedestal comprises a material selected from a group consisting of: Yttria, aluminum nitride, aluminum oxide, aluminum oxynitride, silicon carbide, and glass.
15. The pedestal assembly of claim 13 , wherein the beveled surface is configured to contact a lower portion of an outer edge of the wafer to promote edge sealing of the wafer to the pedestal.
16. The pedestal assembly of claim 13 , wherein the beveled surface is angled with respect to the pedestal top surface at an angle of approximately 60 degrees or less.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US18/327,558 US20230304156A1 (en) | 2017-03-03 | 2023-06-01 | Wafer level uniformity control in remote plasma film deposition |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/449,333 US11702748B2 (en) | 2017-03-03 | 2017-03-03 | Wafer level uniformity control in remote plasma film deposition |
US18/327,558 US20230304156A1 (en) | 2017-03-03 | 2023-06-01 | Wafer level uniformity control in remote plasma film deposition |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/449,333 Continuation US11702748B2 (en) | 2017-03-03 | 2017-03-03 | Wafer level uniformity control in remote plasma film deposition |
Publications (1)
Publication Number | Publication Date |
---|---|
US20230304156A1 true US20230304156A1 (en) | 2023-09-28 |
Family
ID=63357272
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/449,333 Active 2038-03-03 US11702748B2 (en) | 2017-03-03 | 2017-03-03 | Wafer level uniformity control in remote plasma film deposition |
US18/327,558 Pending US20230304156A1 (en) | 2017-03-03 | 2023-06-01 | Wafer level uniformity control in remote plasma film deposition |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/449,333 Active 2038-03-03 US11702748B2 (en) | 2017-03-03 | 2017-03-03 | Wafer level uniformity control in remote plasma film deposition |
Country Status (6)
Country | Link |
---|---|
US (2) | US11702748B2 (en) |
JP (3) | JP7182367B2 (en) |
KR (2) | KR102502273B1 (en) |
CN (1) | CN108546934A (en) |
SG (2) | SG10201801701PA (en) |
TW (2) | TW202305175A (en) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2020017700A (en) * | 2018-07-27 | 2020-01-30 | 東京エレクトロン株式会社 | Substrate processing apparatus and substrate processing control method |
WO2020163147A1 (en) * | 2019-02-08 | 2020-08-13 | Lam Research Corporation | Pedestals for modulating film properties in atomic layer deposition (ald) substrate processing chambers |
USD884855S1 (en) * | 2019-10-30 | 2020-05-19 | Applied Materials, Inc. | Heater pedestal |
WO2021255784A1 (en) * | 2020-06-15 | 2021-12-23 | 株式会社日立ハイテク | Device diagnostic device, device diagnostic method, plasma processing device, and semiconductor device manufacturing system |
US11791197B2 (en) | 2021-08-20 | 2023-10-17 | Mrsi Systems Llc | Die bonding system with wafer lift and level assembly |
Family Cites Families (37)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100297358B1 (en) | 1991-07-23 | 2001-11-30 | 히가시 데쓰로 | Plasma Etching Equipment |
US5366585A (en) | 1993-01-28 | 1994-11-22 | Applied Materials, Inc. | Method and apparatus for protection of conductive surfaces in a plasma processing reactor |
JP3257741B2 (en) | 1994-03-03 | 2002-02-18 | 東京エレクトロン株式会社 | Plasma etching apparatus and method |
JP2659919B2 (en) | 1994-01-13 | 1997-09-30 | インターナショナル・ビジネス・マシーンズ・コーポレイション | Plasma device for correcting non-uniformity of plasma |
US5885356A (en) | 1994-11-30 | 1999-03-23 | Applied Materials, Inc. | Method of reducing residue accumulation in CVD chamber using ceramic lining |
US5558717A (en) | 1994-11-30 | 1996-09-24 | Applied Materials | CVD Processing chamber |
US6113702A (en) * | 1995-09-01 | 2000-09-05 | Asm America, Inc. | Wafer support system |
US5986874A (en) | 1997-06-03 | 1999-11-16 | Watkins-Johnson Company | Electrostatic support assembly having an integral ion focus ring |
US6197117B1 (en) * | 1997-07-23 | 2001-03-06 | Applied Materials, Inc. | Wafer out-of-pocket detector and susceptor leveling tool |
US6063441A (en) | 1997-12-02 | 2000-05-16 | Applied Materials, Inc. | Processing chamber and method for confining plasma |
US6039836A (en) | 1997-12-19 | 2000-03-21 | Lam Research Corporation | Focus rings |
US6200388B1 (en) | 1998-02-11 | 2001-03-13 | Applied Materials, Inc. | Substrate support for a thermal processing chamber |
US6596086B1 (en) * | 1998-04-28 | 2003-07-22 | Shin-Etsu Handotai Co., Ltd. | Apparatus for thin film growth |
US6184154B1 (en) * | 1999-10-13 | 2001-02-06 | Seh America, Inc. | Method of processing the backside of a wafer within an epitaxial reactor chamber |
JP2002134484A (en) | 2000-10-19 | 2002-05-10 | Asm Japan Kk | Semiconductor substrate holding device |
US7024105B2 (en) * | 2003-10-10 | 2006-04-04 | Applied Materials Inc. | Substrate heater assembly |
KR20070009159A (en) | 2005-07-15 | 2007-01-18 | 삼성전자주식회사 | Wafer susceptor of plasma etching apparatus |
JP2008103403A (en) | 2006-10-17 | 2008-05-01 | Tokyo Electron Ltd | Substrate mount table and plasma treatment apparatus |
JP4888143B2 (en) | 2007-02-05 | 2012-02-29 | 三菱電機株式会社 | T-branch waveguide and array antenna |
US20080314319A1 (en) * | 2007-06-19 | 2008-12-25 | Memc Electronic Materials, Inc. | Susceptor for improving throughput and reducing wafer damage |
KR101516164B1 (en) * | 2007-12-28 | 2015-05-04 | 신에쯔 한도타이 가부시키가이샤 | Susceptor for epitaxial growth |
JP5395633B2 (en) | 2009-11-17 | 2014-01-22 | 東京エレクトロン株式会社 | Substrate mounting table for substrate processing apparatus |
JP3172327U (en) | 2010-10-07 | 2011-12-15 | 日本碍子株式会社 | Components for semiconductor manufacturing equipment |
US8371567B2 (en) | 2011-04-13 | 2013-02-12 | Novellus Systems, Inc. | Pedestal covers |
US20130000848A1 (en) * | 2011-07-01 | 2013-01-03 | Novellus Systems Inc. | Pedestal with edge gas deflector for edge profile control |
US20130025538A1 (en) * | 2011-07-27 | 2013-01-31 | Applied Materials, Inc. | Methods and apparatus for deposition processes |
US8988848B2 (en) | 2011-12-15 | 2015-03-24 | Applied Materials, Inc. | Extended and independent RF powered cathode substrate for extreme edge tunability |
JP5704461B2 (en) * | 2012-02-24 | 2015-04-22 | 信越半導体株式会社 | Single wafer epitaxial wafer manufacturing apparatus and epitaxial wafer manufacturing method using the same |
US9245841B2 (en) | 2012-07-19 | 2016-01-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and fabricating process for the same |
US10242848B2 (en) | 2014-12-12 | 2019-03-26 | Lam Research Corporation | Carrier ring structure and chamber systems including the same |
US10648079B2 (en) | 2014-12-19 | 2020-05-12 | Lam Research Corporation | Reducing backside deposition at wafer edge |
CN107112275B (en) | 2014-12-19 | 2020-10-30 | 应用材料公司 | Edge ring for substrate processing chamber |
JP6320945B2 (en) * | 2015-01-30 | 2018-05-09 | 東京エレクトロン株式会社 | Substrate processing apparatus and substrate processing method |
US20160289827A1 (en) | 2015-03-31 | 2016-10-06 | Lam Research Corporation | Plasma processing systems and structures having sloped confinement rings |
JP6424726B2 (en) * | 2015-04-27 | 2018-11-21 | 株式会社Sumco | Susceptor and epitaxial growth apparatus |
US20170002465A1 (en) | 2015-06-30 | 2017-01-05 | Lam Research Corporation | Separation of Plasma Suppression and Wafer Edge to Improve Edge Film Thickness Uniformity |
TWI729101B (en) * | 2016-04-02 | 2021-06-01 | 美商應用材料股份有限公司 | Apparatus and methods for wafer rotation in carousel susceptor |
-
2017
- 2017-03-03 US US15/449,333 patent/US11702748B2/en active Active
-
2018
- 2018-03-01 SG SG10201801701PA patent/SG10201801701PA/en unknown
- 2018-03-01 SG SG10202109658Q patent/SG10202109658QA/en unknown
- 2018-03-01 TW TW111134623A patent/TW202305175A/en unknown
- 2018-03-01 TW TW107106753A patent/TWI780119B/en active
- 2018-03-02 JP JP2018037155A patent/JP7182367B2/en active Active
- 2018-03-02 KR KR1020180025117A patent/KR102502273B1/en active IP Right Grant
- 2018-03-05 CN CN201810180320.8A patent/CN108546934A/en active Pending
-
2022
- 2022-11-21 JP JP2022185486A patent/JP7407896B2/en active Active
-
2023
- 2023-02-16 KR KR1020230020931A patent/KR20230029729A/en active IP Right Grant
- 2023-06-01 US US18/327,558 patent/US20230304156A1/en active Pending
- 2023-12-19 JP JP2023213550A patent/JP2024037955A/en active Pending
Also Published As
Publication number | Publication date |
---|---|
SG10202109658QA (en) | 2021-10-28 |
JP7407896B2 (en) | 2024-01-04 |
TW201842226A (en) | 2018-12-01 |
TWI780119B (en) | 2022-10-11 |
US11702748B2 (en) | 2023-07-18 |
JP2023018054A (en) | 2023-02-07 |
US20180251893A1 (en) | 2018-09-06 |
JP2024037955A (en) | 2024-03-19 |
CN108546934A (en) | 2018-09-18 |
JP7182367B2 (en) | 2022-12-02 |
KR102502273B1 (en) | 2023-02-20 |
JP2018152558A (en) | 2018-09-27 |
KR20180101243A (en) | 2018-09-12 |
KR20230029729A (en) | 2023-03-03 |
TW202305175A (en) | 2023-02-01 |
SG10201801701PA (en) | 2018-10-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20230304156A1 (en) | Wafer level uniformity control in remote plasma film deposition | |
CN111286719B (en) | Tuning a remote plasma source to achieve improved performance with repeatable etch and deposition rates | |
EP1154040B1 (en) | Reduction of plasma edge effect on plasma enhanced CVD processes | |
US10312076B2 (en) | Application of bottom purge to increase clean efficiency | |
TW201737295A (en) | Dual-feed tunable plasma source | |
KR102302006B1 (en) | Plasma source for rotating susceptor | |
WO2011143062A2 (en) | Confined process volume pecvd chamber | |
TWI793218B (en) | Processing chamber and method for geometrically selective deposition of dielectric films utilizing low frequency bias | |
US10515843B2 (en) | Amalgamated cover ring | |
US11479852B2 (en) | Method for dry cleaning a susceptor and substrate processing apparatus | |
CN111492459A (en) | Shaped electrode for improved plasma exposure from vertical plasma source | |
CN113748227A (en) | Electrostatic adsorption process | |
KR20180080993A (en) | Advanced coating methods and materials to prevent HDP-CVD chamber arcing | |
WO2020028145A1 (en) | Preventing deposition on pedestal in semiconductor substrate processing | |
KR20150035247A (en) | Showerhead | |
US20220084786A1 (en) | Susceptor assembly for plasma apparatus | |
US20220301827A1 (en) | Substrate processing apparatus including shower head and edge ring and related methods of manufacturing semiconductor devices | |
US20230170187A1 (en) | Processing chamber, assembly and a method | |
WO2024054774A1 (en) | Shaped silicon outer upper electrode for plasma processing | |
KR20090003606A (en) | Process chamber system of chemical vapor deposition | |
KR20200078383A (en) | Substrate processing chambers and methods of exhausting the same | |
CN117795640A (en) | Transformer coupled plasma source design for thin dielectric film deposition |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |