US20230246107A1 - Vertical trench gate mosfet with integrated schottky diode - Google Patents
Vertical trench gate mosfet with integrated schottky diode Download PDFInfo
- Publication number
- US20230246107A1 US20230246107A1 US18/134,144 US202318134144A US2023246107A1 US 20230246107 A1 US20230246107 A1 US 20230246107A1 US 202318134144 A US202318134144 A US 202318134144A US 2023246107 A1 US2023246107 A1 US 2023246107A1
- Authority
- US
- United States
- Prior art keywords
- type
- regions
- trench
- trench gate
- metal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 229910052751 metal Inorganic materials 0.000 claims abstract description 52
- 239000002184 metal Substances 0.000 claims abstract description 52
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 37
- 229920005591 polysilicon Polymers 0.000 claims abstract description 37
- 210000000746 body region Anatomy 0.000 claims abstract description 16
- 239000000758 substrate Substances 0.000 claims description 40
- 238000000034 method Methods 0.000 claims description 35
- 239000004065 semiconductor Substances 0.000 claims description 11
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 claims description 5
- 238000004519 manufacturing process Methods 0.000 claims description 3
- 238000005530 etching Methods 0.000 claims 1
- 239000010410 layer Substances 0.000 description 123
- 230000004888 barrier function Effects 0.000 description 11
- 230000008569 process Effects 0.000 description 11
- 239000002019 doping agent Substances 0.000 description 8
- 238000000151 deposition Methods 0.000 description 7
- 230000008021 deposition Effects 0.000 description 7
- 150000002736 metal compounds Chemical class 0.000 description 7
- 239000003870 refractory metal Substances 0.000 description 6
- 238000002513 implantation Methods 0.000 description 5
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 3
- 229910052698 phosphorus Inorganic materials 0.000 description 3
- 239000011574 phosphorus Substances 0.000 description 3
- 230000001360 synchronised effect Effects 0.000 description 3
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 2
- 244000208734 Pisonia aculeata Species 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 230000000670 limiting effect Effects 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 230000002441 reversible effect Effects 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 238000007792 addition Methods 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 238000011960 computer-aided design Methods 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 238000012217 deletion Methods 0.000 description 1
- 230000037430 deletion Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 230000036961 partial effect Effects 0.000 description 1
- 230000037361 pathway Effects 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000001020 plasma etching Methods 0.000 description 1
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 238000012797 qualification Methods 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- 230000002829 reductive effect Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 239000002344 surface layer Substances 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7827—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823437—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823487—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of vertical transistor structures, i.e. with channel vertical to the substrate surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
- H01L29/407—Recessed field plates, e.g. trench field plates, buried field plates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42356—Disposition, e.g. buried gate electrode
- H01L29/4236—Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/66734—Vertical DMOS transistors, i.e. VDMOS transistors with a step of recessing the gate electrode, e.g. to form a trench gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7803—Vertical DMOS transistors, i.e. VDMOS transistors structurally associated with at least one other device
- H01L29/7806—Vertical DMOS transistors, i.e. VDMOS transistors structurally associated with at least one other device the other device being a Schottky barrier diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/872—Schottky diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0692—Surface layout
- H01L29/0696—Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41766—Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42372—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
- H01L29/42376—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out characterised by the length or the sectional shape
Definitions
- This Disclosure relates to vertical trench gate metal oxide semiconductor field effect transistors (MOSFETs) that have Schottky barrier diodes.
- MOSFETs vertical trench gate metal oxide semiconductor field effect transistors
- the trench gate MOSFET generally includes a large number of MOSFET cells each including a trench formed in the die, with each trench having a surrounding body region and source region, and where the trenches are deep enough to cross through the opposite dopant type doped body regions below the top surface of the die.
- Each trench has a gate stack buried in the trench comprising a gate electrode generally comprising polysilicon on a gate dielectric which when biased controls the current conduction in the body region in their vicinity by virtue of the field effect that enables the MOSFET cells to be turned on enabling current to flow between the source and the drain.
- the low drain to source resistance in the on-state or simply the on-resistance (R ON ) of a trench gate MOSFET may avoid the need for heat sinks which enables the device to be in a surface mount package for easier assembly on a printed circuit board (PCB).
- the R ON is commonly quoted as a specific R ON (R ON ,sp).
- the lowering of Rory is a major factor driving the demand for trench gate MOSFETs.
- a Schottky diode is known in the art to be a metal-semiconductor junction diode that has a lower forward voltage drop (e.g., 0.2 to 0.3 volts) as compared to a conventional p-n semiconductor junction diode (0.6 to 0.7 volts).
- a Schottky diode may be added to the trench gate MOSFET cells connected in parallel to their body diode to improve switching performance.
- a Schottky diode connected in parallel to the body diode reduces the power dissipated by the trench gate MOSFET device, such as when the trench gate MOSFET device is part of a power converter (e.g., buck converter), enabled by the lower forward voltage drop and lower reverse recovery current of a Schottky diode as compared to the body diode.
- a power converter e.g., buck converter
- Disclosed aspects recognize conventional trench gate MOSFET devices that embed a Schottky diode in a dedicated Schottky diode area of the die between trench gate MOSFET cells may undesirably increase the R ON ,sp of the trench gate MOSFET device.
- Disclosed trench gate MOSFET devices include Schottky barrier diodes that are instead integrated (or embedded) into the active area of the trench gate MOSFET cells of a trench gate MOSFET device. Such a configuration is expected to save die area and reduce the R ON ,sp as compared to conventional trench gate MOSFETs that include Schottky diodes that embed a Schottky diode between trench gate MOSFET cells.
- Disclosed aspects include an integrated circuit (IC) comprising an n-type substrate having an n-type epitaxial (n-epi) layer thereon, a plurality of active trench gate MOSFET cells in an active area each including a corresponding one of a plurality of active trench gates in the epi layer, each active trench gate having a trench dielectric layer filled with a polysilicon gate over a spaced apart lower polysilicon portion.
- P-type body (pbody) regions are in an upper portion of the epi layer between adjacent ones of the plurality of the active trench gates, with adjacent pairs of p-type body regions having one of a plurality of surface regions of the n-epi layer located therebetween.
- n-type source regions at top surface regions of the n-epi layer within the body regions.
- a metal-containing layer is located directly on the surface regions of the n-epi layer.
- a metal layer over the metal-containing layer that electrically connects the p-type body regions, the n-type source regions and the surface regions of the n-epi layer.
- Disclosed aspects include a trench gate MOSFET device that has MOSFET cells including active trench gates in an n-epi layer located over a semiconductor substrate.
- the active trench gates are oriented in a first direction and have a polysilicon gate over a lower polysilicon portion.
- P-body regions are located between the trench gates except in gap regions located between adjacent pbody regions.
- the body region gaps provide multiple exposed n-epi layer surface regions for contact to the n-epi layer.
- a gate dielectric layer is between the polysilicon gates and body regions.
- a pre-metal dielectric (PMD) layer on the n-epi layer has contact apertures therethrough for enabling contact to the first n-doped regions (e.g., sources) and pbody regions, and for contacting the exposed n-epi layer portions in the gaps between adjacent pbody regions.
- a metal or metal compound material contacts the n-epi surface layer regions to provide an anode to complete an embedded Schottky diode.
- a metal layer includes a metal contact for contacting the gates, a metal contact for contacting the p-body and first n-doped regions, and a metal contact for contacting the metal or metal compound layer.
- Disclosed aspects also include a method of fabricating an IC, comprising forming a first vertical trench gate transistor within an n-type semiconductor substrate having a top surface, the first trench gate transistor comprising a first n-type region located at the top surface and between a first trench gate and a metal contact, and a first p-type region located between the first n-type region and the n-type substrate.
- a second vertical trench gate transistor is formed within the n-type semiconductor substrate, the second trench gate transistor comprising a second n-type region located at the top surface and between the first trench gate and the metal contact, and a second p-type region located between the second n-type region and the n-type substrate.
- a Schottky contact is formed by contacting the n-type substrate to form a Schottky diode between the first and second trench gate transistors, the Schottky contact comprising a metal-containing layer located directly on the n-type substrate.
- the method further comprises electrically connecting to the first trench gate transistor, to the second trench gate transistor, and to the Schottky diode.
- FIG. 1 A is a high level top view depiction of a disclosed vertical trench gate MOSFET device with Schottky barrier diodes integrated into each trench gate MOSFET cell having an outer termination trench that provides a junction termination region which surrounds the active area, where the active area has the active trench gates shown being parallel to one another.
- FIG. 1 B is a top view of an active portion of the trench gate MOSFET device in FIG. 1 A showing the active trench gates having associated integrated Schottky barrier diode portions positioned on pbody region gaps.
- FIG. 2 shows a cross sectional view along a cutline shown as A-A′ shown in FIG. 1 B that is perpendicular to the length direction of the active trench gates, where the active trench gates are each shown with a double shield field plate, according to an example aspect.
- FIG. 3 is a cross sectional view along a cutline B-B′ shown in FIG. 1 B that is perpendicular to the length direction of the active trench gates in the Schottky diode portions shown, according to an example aspect.
- FIG. 4 is a cross sectional view along the cutline C-C′ in FIG. 1 B along the contact array that is parallel to the length direction of the trench gates that shows Schottky diode portions shown formed in n-epi layer regions between the pbody regions that are between the active gate trenches.
- FIG. 5 A shows a cross sectional view of a portion of an active trench gate MOSFET cell showing an integrated Schottky diode formed in an n-type epi region adjacent to the pbody region, having metal contacting the anode and the pbody (and as seen in FIG. 5 B also the first doped region) with its equivalent circuit along with portions shown corresponding to the various nodes in the equivalent circuit, and
- FIG. 5 B is 3-dimensional (3D) view of the FIG. 5 A cross section with metal excluded that also show the first doped region within the pbody region.
- FIGS. 6 A- 6 J show successive cross sectional views of an example in-process disclosed vertical trench gate MOSFET device with integrated Schottky barrier diodes in the MOSFET cells corresponding to steps in an example method of forming the trench gate MOSFET device, showing the active area corresponding to the cutline A-A′ shown in FIG. 1 B and the cross sectional view shown in FIG. 2 , and showing the Schottky diode portion corresponding to the cutline B-B′ shown in FIG. 1 B and the cross sectional view shown in FIG. 3 .
- FIG. 7 is a high level depiction of a synchronized buck converter that utilizes a disclosed vertical trench gate MOSFET device with integrated Schottky barrier diodes as the low side power switch.
- FIGS. 8 A and 8 B illustrate an alternate example of a trench gate MOSFET device that has contacts to the anodes of the Schottky diodes shown along cutlines B-B′ and C-C′, respectively, all being planar contacts.
- Metal contacts land on epi layer surface regions of the n-epi layer between pbody regions of the active trench gates that are coplanar with a top surface of the epi layer (cutline view B-B′), and metal contacts extend to provide planar contacts to the epi layer surface regions and pbody regions between the active trench gates (cutline view C-C′).
- Coupled to or “couples with” (and the like) as used herein without further qualification are intended to describe either an indirect or direct electrical connection.
- a first device “couples” to a second device, that connection can be through a direct electrical connection where there are only parasitics in the pathway, or through an indirect electrical connection via intervening items including other devices and connections.
- the intervening item generally does not modify the information of a signal but may adjust its current level, voltage level, and/or power level.
- Disclosed aspects recognize the total area of a trench gate MOSFET device having Schottky diodes can be reduced by integrating a Schottky diode into the trench gate MOSFET cells of the trench gate MOSFET device instead of the known use of a dedicated die area for the Schottky diodes next to the trench gate MOSFET cells.
- Various examples provide a Schottky contact to an epi layer surface region in gaps between pbody regions of each trench gate MOSFET cell with a metal or metal compound (e.g., TiN or TaN) Schottky contact to the epi layer surface region.
- FIG. 1 A is a high level top view depiction of a disclosed vertical trench gate NMOSFET device 100 with active trench gates 105 in an active area including integrated trench gate MOSFETs (FETs) 114 and Schottky diodes 115 .
- FETs integrated trench gate MOSFETs
- Schottky diodes 115 Schottky diodes 115 .
- An outer junction termination trench 130 provides a junction termination region which surrounds the active area.
- the active trench gates 105 are shown with their length direction oriented parallel to one another.
- the trench gate MOSFET device 100 is shown formed within an n-epi layer 108 located on an n+ substrate 109 that provides an n+ drain contact for the trench gate MOSFET device.
- a metal drain contact layer e.g., Ti/Ni/Ag
- the termination trench 130 provides a junction termination region that surrounds the active area for the trench gate MOSFET device 100 , and may enable the device to sustain a higher drain to source breakdown voltage (BV).
- BV drain to source breakdown voltage
- Arrays of doped regions include pbody regions 102 and heavily doped n-type (n+) regions (e.g., source regions) 103 formed within the pbody regions 102 .
- the n-type regions 103 may operate as sources in a vertical trench gate MOSFET structure as described further below. Without limitation, the n-type regions 103 may be referred to in the following discussion as source regions 103 .
- Trench gates 105 enable turning on the trench gate MOSFET cells with a suitable polysilicon gate to pbody region 102 bias to form a conduction channel in the pbody region 102 which enables current to flow between the source regions 103 through the n-epi layer 108 as a drift region to the n+ substrate 109 that functions as the drain of the device.
- a Schottky barrier is formed where a metal-containing material, sometimes a refractory metal or refractory metal compound, contacts the surface of the n-epi layer 108 shown as epi layer surface region 115 a that is located in gaps between adjacent pbody regions 102 .
- the epi layer surface regions 115 a comprise the semiconductor side of the Schottky contact formed by a metal or metal compound contact liner 117 underlying a metal contact strip 106 contacting the epi layer surface regions 115 a of the n-epi layer 108 (see FIG. 3 ).
- the portion of the contact liner 117 within the Schottky diode 115 forms a Schottky barrier with the epi layer surface region 115 a and may function as the anode of the Schottky diode 115 . Accordingly this portion of the contact liner 117 within the Schottky diode 115 may be referred to without limitation as the anode 115 b of the Schottky diode 115 .
- the n+ substrate 109 may function as the cathode of the Schottky diode 115 .
- the epi layer surface region 115 a is resistively coupled by the n-epi layer 108 acting as a drift region to the n+ substrate 109 on the bottom of the die, that as noted above may act as the FET's drain terminal and Schottky diode cathode terminal.
- a metal layer (not shown) may be formed on the n+ substrate 109 .
- the active area portion 150 shown includes several FETs 114 and Schottky diodes 115 .
- Each FET 114 includes portions of adjacent active trench gates 105 .
- Each Schottky diode 115 is located between two adjacent trench gates 105 and between two FETs 114 , and is separated from nearest neighbor FETs 114 by pbody regions 102 .
- the epi layer surface regions 115 a are each located between adjacent pairs of pbody regions 102 .
- the pbody regions 102 bordering each Schottky diode 115 may act as a junction terminators for enhanced off-state voltage blocking for that Schottky diode 115 .
- FIG. 2 shows a cross sectional view along the cutline shown as A-A′ in FIG. 1 B that is perpendicular to the length direction of the active trench gates 105 , and through two of the FETs 114 and three associated active trench gates 105 .
- the active trench gates 105 are shown with an optional double shield field plate comprising a wider area top field plate portion 105 b (with an associated narrower dielectric liner 111 ) over a narrower bottom field plate portion 105 c (with a wider dielectric liner 111 ).
- the field plate portions 105 b , 105 c may be formed from polysilicon.
- the active trench gates 105 each include a polysilicon gate 105 a over the double shield field plate portion 105 b .
- the polysilicon gates 105 a may be n-doped, while the polysilicon field plate portions 105 b , 105 c can be doped (n or p-type) or can be undoped.
- a gate dielectric layer 105 d associated with the polysilicon gate 105 a has a horizontal portion between the gate 105 a and the field plate 105 b that may be thicker than a vertical portion is between the gate 105 a and the pbody region 102 /source region 103 /n-epi 108 layer, e.g. due to a higher thermal oxidation rate for polysilicon relative to single crystal silicon.
- the different oxide growth rate may result in a small dip shown in FIG. 2 in the thickness of the gate dielectric layer 105 d in the trench corners.
- a PMD layer 124 is shown over the source regions 103 and gates 105 a.
- a metal 1 (M1) layer 118 e.g. aluminum, is located over the PMD layer 124 and makes contact to the pbody regions 102 and the source regions 103 via the contact strips 106 that contact the contact liner 117 .
- the M1 layer 118 and the contact strips 106 may be separately or collectively regarded as an interconnect layer.
- the contact strip 106 is the bottom portion of the M1 layer 118 , which extends through the contact apertures formed in the PMD layer 124 and contacts features on the top surface of the n-epi layer such as the contact liner 117 .
- the pbody regions 102 are rectangular, with a major axis oriented perpendicular to the length direction of the active trench gates 105 .
- the active trench gates 105 can have a single field plate.
- the field plate has a nominally uniform cross sectional area throughout.
- the doping level in the n-epi layer 108 may be decreased and the width of the n-epi layer 108 between adjacent active trench gate 105 edges may be decreased to meet a charge balance condition.
- FIG. 3 is a cross sectional view along the cutline B-B′ shown in FIG. 1 B that is perpendicular to the length direction of the active trench gates 105 in the Schottky diode portions 115 , according to an example aspect.
- the anode 115 b of each Schottky diode 115 is located on the epi layer surface region 115 a of the n-epi layer 108 between nearest-neighbor instances of the active trench gates 105 .
- the n-epi layer 108 may operate as a drift region to the n+ substrate 109 which may function as the cathode contact of the Schottky diode 115 and the drain contact for the FET device.
- the anode 115 b may include an elemental, alloyed or compounded metal.
- the metal is a refractory metal.
- a “refractory metal” may be selected from the group consisting of Ti, Ta, Co, W.
- some non-refractory metals may be used for the contact liner 117 and thus for the anode 115 b , e.g. Pt.
- TiN or TaN may be used, and both compounds are compatible with microelectronic fabrication tools and facilities.
- the forward voltage drop and reverse leakage of the Schottky diode 115 is generally dependent on the selected metal or metal compound.
- the thickness of the contact liner 117 may be in a range between about 10 nm and about 50 nm. As used herein throughout, “about” refers to ⁇ 5%.
- FIG. 4 is a cross sectional view along the cutline C-C′ in FIG. 1 B that is parallel to the length direction of the active trench gates 105 .
- this view three FETs 114 and two Schottky diodes 115 are visible. Within the FETs 114 only the pbody region 102 is present, as the source regions 103 have been removed by forming the contact strip 106 . Active trench gates 105 are located ahead and behind the plane of the view provided so that they are not visible. Similarly there is no PMD layer 124 shown under the M1 layer 118 as this cross-section is along the contact strip 106 .
- the contact liner 117 is present over the pbody regions 102 , and the anodes 115 b are located over the epi layer surface region 115 a of the n-epi layer 108 in the Schottky diodes 115 .
- the contact strip 106 connects to the pbody regions 102 and to the epi layer surface region 115 a of the n-epi 108 via the contact liner 117 and the anodes 115 b.
- FIG. 5 A shows a cross sectional view of a portion of an active trench gate MOSFET cell showing an instance of the integrated Schottky diode 115 formed in the n-epi layer 108 adjacent to the pbody region 102 .
- the metal layer 118 over the contact strip 106 contacts the anode 115 b provided by the contact liner 117 and the pbody region 102 .
- the connection between the metal layer 118 and the source region 103 is hidden in this view.
- An equivalent circuit of the illustrated section is shown for reference, with nodes of the equivalent circuit matched to structural features of the section view by lead lines.
- the equivalent circuit shows the trench gate NMOSFET device 500 comprising a trench gate MOSFET transistor 505 an inherent body diode 510 .
- the anode of the body diode 510 is related to the pbody region 102 .
- An integrated Schottky diode 520 according to various examples described herein is connected in parallel with the body diode 510 .
- the anode of the Schottky diode 520 is related to the anode 115 b .
- the gate of the NMOSFET device 500 is related to the gate 105 a .
- the drain of the NMOSFET device 500 , the cathode of the body diode 510 and the cathode of the Schottky diode 520 are all tied to the n + substrate 109 .
- FIG. 5 B is a 3D view of the FIG. 5 A cross section with the M1 layer 118 , the contact strip 106 , the anode 115 b and the contact liner 117 removed.
- the source region 103 is visible.
- the M1 layer 118 connects the pbody region 102 , the source region 103 , and the epi layer surface region 115 a of the n-epi layer 108 via the contact liner 117 , by ohmic contact on the sidewalls of the pbody region 102 and the source region 103 , and by a Schottky contact on the sidewall of the epi layer surface region 115 a.
- FIGS. 6 A- 6 J show successive cross sectional views of an example in-process disclosed vertical trench gate MOSFET device 600 with integrated Schottky barrier diodes in the active area cells corresponding to steps in an example method.
- FIGS. 6 F- 6 J include a view through section A-A′ of FIG. 1 B , and a view through section B-B′ of FIG. 1 B .
- the trench gates are described as having an optional double shield field plate, with the understanding the trench gates can also be single shield (e.g., a uniform cross sectional area) field plates.
- Previous processing has produced the n-epi layer 108 on the n+ substrate 109 , or this stack is obtained commercially.
- the n-epi layer 108 may have a concentration of an n-type dopant, such as phosphorus, in a range between about 1 ⁇ 10 15 cm ⁇ 3 and about 1 ⁇ 10 18 cm ⁇ 3
- the n+ substrate 109 may have a concentration of an n-type dopant, such as phosphorus, in a range between about 1 ⁇ 10 19 cm ⁇ 3 and about 1 ⁇ 10 20 cm ⁇ 3 .
- FIG. 6 A shows a cross sectional view of the in-process trench gate MOSFET device 600 after formation of three example trenches in the n-epi layer 108 , such as by Reactive Ion Etching (ME).
- the patterning process may optionally employ a patterned hard mask layer, such as a silicon nitride hardmask (HM) layer 615 .
- HM silicon nitride hardmask
- SiO 2 thin pad oxide
- FIG. 6 B shows a cross sectional view of the in-process trench gate MOSFET device 600 after forming the trench dielectric liner 111 , followed by a polysilicon deposition for forming a polysilicon layer 620 that fills the trenches.
- the trench depth may be in a range between about 1 ⁇ m and about 10 ⁇ m.
- the trench dielectric liner 111 may be formed by growing a thermal oxide liner that may have a thickness in a range between about 50 nm and about 200 nm, followed by a silicon oxide layer which may be formed by subatmospheric chemical vapor deposition (SACVD) that may have a thickness in a range between about 100 nm and about 500 nm.
- SACVD subatmospheric chemical vapor deposition
- the polysilicon layer 620 may be formed by CVD deposition to a thickness in a range between about 200 nm and about 800 nm.
- the polysilicon layer 620 may be doped by implantation of a dopant, e.g. phosphorus, to achieve a desired conductivity of the trench gates 105 .
- FIG. 6 C shows the cross sectional view of the in-process trench gate MOSFET device 600 after polysilicon chemical mechanical planarization (CMP) that removes the polysilicon layer 620 overburden outside the trenches.
- CMP polysilicon chemical mechanical planarization
- the CMP process is followed by a polysilicon etch-back process that recesses the polysilicon layer 620 below the top surface of the n-epi layer 108 .
- the polysilicon layer 620 remaining in the trenches is designated bottom plate portion 105 c .
- FIG. 6 D shows the cross sectional view of the in-process trench gate MOSFET device 600 after a trench dielectric liner 111 pull-back etch, e.g. a wet etch comprising hydrofluoric acid.
- FIG. 6 E shows a cross sectional view of the in-process trench gate MOSFET device 600 after forming a second CVD polysilicon layer for filling the trenches followed by a second polysilicon etch-back process to form the top field plate portion 105 b to complete the double shield field plate that comprises 105 b , 105 a .
- the second polysilicon layer may optionally be doped to achieve a desired electrical conductivity.
- FIG. 6 F shows the cross sectional view of the in-process trench gate MOSFET device 600 after a p-type dopant ion implantation step that forms the pbody regions 102 in section A-A′.
- the implantation process may provide a p-type dopant such as boron at a concentration in a range between of about 1 ⁇ 10 17 cm ⁇ 3 and about 1 ⁇ 10 18 cm ⁇ 3 in the pbody regions 102 .
- a masking layer may be used to prevent the p-type dopant implantation from entering into the Schottky diode regions in section B-B′. Partial removal of the trench dielectric liner 111 , e.g.
- this gate oxide layer may grow thicker over the exposed top of the polysilicon field plate portion 105 b as compared to the single-crystal vertical sidewalls of the n-epi layer 108 and pbody regions 102 between the trenches.
- the vertical sidewalls of the gate dielectric layer 105 d will become the gate dielectric of the trench gate MOSFET device 600 , and may have a thickness in a range between about 10 nm and about 100 nm for implementations in which thermal silicon dioxide is used.
- FIG. 6 G shows the cross sectional view of the in-process trench gate MOSFET device 600 after gate polysilicon deposition on the gate dielectric layer 105 d to form the gates 105 a .
- the gate polysilicon may optionally be doped to provide a desired electrical conductivity of the gates 105 a .
- a recess may be formed in the gates 105 a , as shown, e.g. by a plasma etch process. In some cases the recessed gates may be desirable to provide more process margin for contacting the source region 103 .
- FIG. 6 H shows a cross sectional view of the in-process trench gate MOSFET device 600 after forming the source regions 103 , and then deposition of the PMD layer 124 .
- a dielectric deposition e.g. plasma enhanced CVD oxide, may be used to form the PMD layer 124 .
- the source regions 103 may be formed by an implantation process that provides an n-type dopant such as phosphorous at a concentration in a range between of about 1 ⁇ 10 19 cm ⁇ 3 and about 1 ⁇ 10 20 cm ⁇ 3 .
- a patterned mask may be used to prevent implantation into the trench gate MOSFET device 600 in the section B-B′.
- FIG. 6 I shows a cross sectional view of the in-process trench gate MOSFET device 600 after forming contact apertures through the PMD layer 124 and filling the contact apertures with the contact liner 117 .
- the aperture extends through source region 103 to reach the pbody regions 102 for the active trench gate cells.
- the aperture through the PMD layer 124 is provided to reveal the epi layer surface region 115 a of the n-epi layer 108 (in the gap between adjacent pbody regions 102 ) for providing a contact for the contact liner 117 to provide an anode 115 b on the epi layer surface region 115 a as the cathode for the Schottky diode.
- Forming the contact apertures may include an oxide etch followed by a silicon etch in the case of non-planar contacts.
- the contact liner 117 is then formed within the apertures, with an optional pre-sputter etch preceding the contact liner deposition.
- forming the contact liner 117 may comprise a CVD TiN or CVD TaN deposition to a thickness of about 20 nm.
- FIG. 6 J shows a cross sectional view of the in-process trench gate MOSFET device 600 after forming the M1 layer 118 over the substrate and within the apertures in the PMD layer 124 that are lined with the contact liner 117 .
- the portion of the M1 layer 118 within the apertures in the PMD layer 124 forms the contact strips 106 .
- the contact strips provide a non-planar contact to the epi layer surface region 115 a , in that the contact strip 106 extends into the epi layer surface region 115 a , and thus the bottom of the contact strip 106 is not coplanar with the surface of the n-epi layer 108 .
- the metal formation process may include first forming a fill layer including tungsten (W) or cobalt (Co) within the apertures to provide the metal contact strips 106 shown, followed by forming an aluminum (Al) layer over the metal contact strips 106 to provide the M1 layer 118 .
- the gates 105 a may be connected by polysilicon runners to each other and to a gate terminal.
- One or more additional metals levels may follow, e.g. in the case of an IC to connect terminals of the trench gate MOSFET device 600 to other electronic devices on a same IC substrate.
- FIGS. 8 A and 8 B illustrate an alternate example of a trench gate MOSFET device 800 that is formed such that the Schottky contacts in the Schottky diodes 115 are planar, in that the contact strips 106 land about on the surface of the n-epi layer 108 , and thus the bottom of the contact strip 106 is about coplanar with the surface of the n-epi layer 108 in the surface region 115 a .
- FIG. 8 A is along cutline B-B′ and FIG. 8 B is along cutline C-C′, both cutlines being shown in FIG. 1 B .
- Such a configuration may be desirable to reduce Schottky diode leakage as may occur at bottom corners of the anodes 115 b in the Schottky diode structure of FIG. 3 and FIG. 6 J .
- a first mask may be used to pattern the apertures over the pbody regions 102 and source regions 103 .
- a selective oxide etch process as previously described may be used to form deep apertures through the PMD layer 124 and into the pbody regions 102 to contact the n-doped regions.
- a second mask may be used to pattern apertures in the PMD layer 124 to expose the epi layer surface regions 115 a for the Schottky diodes 115 between the pbody regions 102 of the active trench gates 105 .
- An oxide etch process may be used to etch through the PMD 124 but stopping on the n-epi layer 108 thereby forming shallow apertures.
- the contact liner 117 may then be formed in the deep and the shallow PMD layer apertures, which may then be filled as previously described.
- a M1 layer 118 is shown contacting the contact liner 117 .
- the metal within the deep and shallow apertures in the PMD layer 124 forms the metal contact strip 106 , which in this example has a variable depth along the direction of the active trench gates 105 .
- Disclosed trench gate power MOSFETs can be used in a variety of applications such as electronic switches in the power management applications.
- Disclosed trench gate power MOSFETs can be provided as a disclosed trench gate power MOSFET die, or as an IC having one or more disclosed trench gate power MOSFETs.
- FIG. 7 is a high level depiction of an example IC shown as a synchronized buck converter 700 that utilizes the disclosed vertical trench gate MOSFET device 600 with integrated Schottky barrier diodes as the low side (LS) power switch.
- the synchronized buck converter 700 also include a high side (HS) power switch 710 , and a main inductor 715 in series with an output capacitor 720 .
- a block shown as controller and driver ICs 730 is coupled to the gates of the respective power switches to control their switching.
- T-CAD Technology computer aided design
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Electrodes Of Semiconductors (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
An integrated circuit includes a trench gate MOSFET including MOSFET cells. Each MOSFET cell includes an active trench gate in an n-epitaxial layer oriented in a first direction with a polysilicon gate over a lower polysilicon portion. P-type body regions are between trench gates and are separated by an n-epitaxial region. N-type source regions are located over the p-type regions. A gate dielectric layer is between the polysilicon gates and the body regions. A metal-containing layer contacts the n-epitaxial region to provide an anode of an embedded Schottky diode. A dielectric layer over the n-epitaxial layer has metal contacts therethrough connecting to the n-type source regions, to the p-type body regions, and to the anode of the Schottky diode.
Description
- This application is a division of U.S. application Ser. No. 16/237,210 filed Dec. 31, 2021, which is hereby incorporated by reference in its entirety.
- This Disclosure relates to vertical trench gate metal oxide semiconductor field effect transistors (MOSFETs) that have Schottky barrier diodes.
- One type of power MOSFET is a trench gate MOSFET which is designed to handle significant power and provide a high power drive capability by vertically conducting current from a top surface to a bottom surface of the die. The trench gate MOSFET generally includes a large number of MOSFET cells each including a trench formed in the die, with each trench having a surrounding body region and source region, and where the trenches are deep enough to cross through the opposite dopant type doped body regions below the top surface of the die. Each trench has a gate stack buried in the trench comprising a gate electrode generally comprising polysilicon on a gate dielectric which when biased controls the current conduction in the body region in their vicinity by virtue of the field effect that enables the MOSFET cells to be turned on enabling current to flow between the source and the drain.
- The low drain to source resistance in the on-state or simply the on-resistance (RON) of a trench gate MOSFET may avoid the need for heat sinks which enables the device to be in a surface mount package for easier assembly on a printed circuit board (PCB). The RON is commonly quoted as a specific RON (RON,sp). The lowering of Rory is a major factor driving the demand for trench gate MOSFETs.
- A Schottky diode is known in the art to be a metal-semiconductor junction diode that has a lower forward voltage drop (e.g., 0.2 to 0.3 volts) as compared to a conventional p-n semiconductor junction diode (0.6 to 0.7 volts). A Schottky diode may be added to the trench gate MOSFET cells connected in parallel to their body diode to improve switching performance. A Schottky diode connected in parallel to the body diode reduces the power dissipated by the trench gate MOSFET device, such as when the trench gate MOSFET device is part of a power converter (e.g., buck converter), enabled by the lower forward voltage drop and lower reverse recovery current of a Schottky diode as compared to the body diode. In a conventional trench gate MOSFET arrangement with a Schottky diode on the die, there is generally a dedicated Schottky diode area between adjacent trench gate MOSFET cells.
- This Summary is provided to introduce a brief selection of disclosed concepts in a simplified form that are further described below in the Detailed Description including the drawings provided. This Summary is not intended to limit the claimed subject matter's scope.
- Disclosed aspects recognize conventional trench gate MOSFET devices that embed a Schottky diode in a dedicated Schottky diode area of the die between trench gate MOSFET cells may undesirably increase the RON,sp of the trench gate MOSFET device. Disclosed trench gate MOSFET devices include Schottky barrier diodes that are instead integrated (or embedded) into the active area of the trench gate MOSFET cells of a trench gate MOSFET device. Such a configuration is expected to save die area and reduce the RON,sp as compared to conventional trench gate MOSFETs that include Schottky diodes that embed a Schottky diode between trench gate MOSFET cells.
- Disclosed aspects include an integrated circuit (IC) comprising an n-type substrate having an n-type epitaxial (n-epi) layer thereon, a plurality of active trench gate MOSFET cells in an active area each including a corresponding one of a plurality of active trench gates in the epi layer, each active trench gate having a trench dielectric layer filled with a polysilicon gate over a spaced apart lower polysilicon portion. P-type body (pbody) regions are in an upper portion of the epi layer between adjacent ones of the plurality of the active trench gates, with adjacent pairs of p-type body regions having one of a plurality of surface regions of the n-epi layer located therebetween. There are n-type source regions at top surface regions of the n-epi layer within the body regions. A metal-containing layer is located directly on the surface regions of the n-epi layer. A metal layer over the metal-containing layer that electrically connects the p-type body regions, the n-type source regions and the surface regions of the n-epi layer.
- Disclosed aspects include a trench gate MOSFET device that has MOSFET cells including active trench gates in an n-epi layer located over a semiconductor substrate. The active trench gates are oriented in a first direction and have a polysilicon gate over a lower polysilicon portion. P-body regions are located between the trench gates except in gap regions located between adjacent pbody regions. The body region gaps provide multiple exposed n-epi layer surface regions for contact to the n-epi layer. A gate dielectric layer is between the polysilicon gates and body regions. A pre-metal dielectric (PMD) layer on the n-epi layer has contact apertures therethrough for enabling contact to the first n-doped regions (e.g., sources) and pbody regions, and for contacting the exposed n-epi layer portions in the gaps between adjacent pbody regions. A metal or metal compound material contacts the n-epi surface layer regions to provide an anode to complete an embedded Schottky diode. A metal layer includes a metal contact for contacting the gates, a metal contact for contacting the p-body and first n-doped regions, and a metal contact for contacting the metal or metal compound layer.
- Disclosed aspects also include a method of fabricating an IC, comprising forming a first vertical trench gate transistor within an n-type semiconductor substrate having a top surface, the first trench gate transistor comprising a first n-type region located at the top surface and between a first trench gate and a metal contact, and a first p-type region located between the first n-type region and the n-type substrate. A second vertical trench gate transistor is formed within the n-type semiconductor substrate, the second trench gate transistor comprising a second n-type region located at the top surface and between the first trench gate and the metal contact, and a second p-type region located between the second n-type region and the n-type substrate. A Schottky contact is formed by contacting the n-type substrate to form a Schottky diode between the first and second trench gate transistors, the Schottky contact comprising a metal-containing layer located directly on the n-type substrate. The method further comprises electrically connecting to the first trench gate transistor, to the second trench gate transistor, and to the Schottky diode.
- Reference will now be made to the accompanying drawings, which are not necessarily drawn to scale, wherein:
-
FIG. 1A is a high level top view depiction of a disclosed vertical trench gate MOSFET device with Schottky barrier diodes integrated into each trench gate MOSFET cell having an outer termination trench that provides a junction termination region which surrounds the active area, where the active area has the active trench gates shown being parallel to one another. -
FIG. 1B is a top view of an active portion of the trench gate MOSFET device inFIG. 1A showing the active trench gates having associated integrated Schottky barrier diode portions positioned on pbody region gaps. -
FIG. 2 shows a cross sectional view along a cutline shown as A-A′ shown inFIG. 1B that is perpendicular to the length direction of the active trench gates, where the active trench gates are each shown with a double shield field plate, according to an example aspect. -
FIG. 3 is a cross sectional view along a cutline B-B′ shown inFIG. 1B that is perpendicular to the length direction of the active trench gates in the Schottky diode portions shown, according to an example aspect. -
FIG. 4 is a cross sectional view along the cutline C-C′ inFIG. 1B along the contact array that is parallel to the length direction of the trench gates that shows Schottky diode portions shown formed in n-epi layer regions between the pbody regions that are between the active gate trenches. -
FIG. 5A shows a cross sectional view of a portion of an active trench gate MOSFET cell showing an integrated Schottky diode formed in an n-type epi region adjacent to the pbody region, having metal contacting the anode and the pbody (and as seen inFIG. 5B also the first doped region) with its equivalent circuit along with portions shown corresponding to the various nodes in the equivalent circuit, andFIG. 5B is 3-dimensional (3D) view of theFIG. 5A cross section with metal excluded that also show the first doped region within the pbody region. -
FIGS. 6A-6J show successive cross sectional views of an example in-process disclosed vertical trench gate MOSFET device with integrated Schottky barrier diodes in the MOSFET cells corresponding to steps in an example method of forming the trench gate MOSFET device, showing the active area corresponding to the cutline A-A′ shown inFIG. 1B and the cross sectional view shown inFIG. 2 , and showing the Schottky diode portion corresponding to the cutline B-B′ shown inFIG. 1B and the cross sectional view shown inFIG. 3 . -
FIG. 7 is a high level depiction of a synchronized buck converter that utilizes a disclosed vertical trench gate MOSFET device with integrated Schottky barrier diodes as the low side power switch. -
FIGS. 8A and 8B illustrate an alternate example of a trench gate MOSFET device that has contacts to the anodes of the Schottky diodes shown along cutlines B-B′ and C-C′, respectively, all being planar contacts. Metal contacts land on epi layer surface regions of the n-epi layer between pbody regions of the active trench gates that are coplanar with a top surface of the epi layer (cutline view B-B′), and metal contacts extend to provide planar contacts to the epi layer surface regions and pbody regions between the active trench gates (cutline view C-C′). - Example aspects in this disclosure are described with reference to the drawings, wherein like reference numerals are used to designate similar or equivalent elements. Illustrated ordering of acts or events should not be considered as limiting, as some acts or events may occur in different order and/or concurrently with other acts or events. Furthermore, some illustrated acts or events may not be required to implement a methodology in accordance with this disclosure.
- Also, the terms “coupled to” or “couples with” (and the like) as used herein without further qualification are intended to describe either an indirect or direct electrical connection. Thus, if a first device “couples” to a second device, that connection can be through a direct electrical connection where there are only parasitics in the pathway, or through an indirect electrical connection via intervening items including other devices and connections. For indirect coupling, the intervening item generally does not modify the information of a signal but may adjust its current level, voltage level, and/or power level.
- Disclosed aspects recognize the total area of a trench gate MOSFET device having Schottky diodes can be reduced by integrating a Schottky diode into the trench gate MOSFET cells of the trench gate MOSFET device instead of the known use of a dedicated die area for the Schottky diodes next to the trench gate MOSFET cells. Various examples provide a Schottky contact to an epi layer surface region in gaps between pbody regions of each trench gate MOSFET cell with a metal or metal compound (e.g., TiN or TaN) Schottky contact to the epi layer surface region.
-
FIG. 1A is a high level top view depiction of a disclosed vertical trenchgate NMOSFET device 100 withactive trench gates 105 in an active area including integrated trench gate MOSFETs (FETs) 114 andSchottky diodes 115. (SeeFETs 114 andSchottky diodes 115 shown inFIGS. 1B, 2 and 3 , described below.) An outerjunction termination trench 130 provides a junction termination region which surrounds the active area. - The
active trench gates 105 are shown with their length direction oriented parallel to one another. The trenchgate MOSFET device 100 is shown formed within an n-epi layer 108 located on ann+ substrate 109 that provides an n+ drain contact for the trench gate MOSFET device. Although not shown, a metal drain contact layer (e.g., Ti/Ni/Ag) may be located on the bottom side of then+ substrate 109. Thetermination trench 130 provides a junction termination region that surrounds the active area for the trenchgate MOSFET device 100, and may enable the device to sustain a higher drain to source breakdown voltage (BV). A portion of the active area shown inFIG. 1A asactive area portion 150 is described below relative to the top view depiction inFIG. 1B . - Referring now to
FIG. 1B , theactive area portion 150 is described in greater detail. Arrays of doped regions includepbody regions 102 and heavily doped n-type (n+) regions (e.g., source regions) 103 formed within thepbody regions 102. The n-type regions 103 may operate as sources in a vertical trench gate MOSFET structure as described further below. Without limitation, the n-type regions 103 may be referred to in the following discussion assource regions 103. Trenchgates 105 enable turning on the trench gate MOSFET cells with a suitable polysilicon gate topbody region 102 bias to form a conduction channel in thepbody region 102 which enables current to flow between thesource regions 103 through the n-epi layer 108 as a drift region to then+ substrate 109 that functions as the drain of the device. - Regarding Schottky barrier diode terminology used herein, a Schottky barrier is formed where a metal-containing material, sometimes a refractory metal or refractory metal compound, contacts the surface of the n-
epi layer 108 shown as epilayer surface region 115 a that is located in gaps between adjacentpbody regions 102. The epilayer surface regions 115 a comprise the semiconductor side of the Schottky contact formed by a metal or metalcompound contact liner 117 underlying ametal contact strip 106 contacting the epilayer surface regions 115 a of the n-epi layer 108 (seeFIG. 3 ). The portion of thecontact liner 117 within theSchottky diode 115 forms a Schottky barrier with the epilayer surface region 115 a and may function as the anode of theSchottky diode 115. Accordingly this portion of thecontact liner 117 within theSchottky diode 115 may be referred to without limitation as theanode 115 b of theSchottky diode 115. Then+ substrate 109 may function as the cathode of theSchottky diode 115. The epilayer surface region 115 a is resistively coupled by the n-epi layer 108 acting as a drift region to then+ substrate 109 on the bottom of the die, that as noted above may act as the FET's drain terminal and Schottky diode cathode terminal. A metal layer (not shown) may be formed on then+ substrate 109. - The
active area portion 150 shown includesseveral FETs 114 andSchottky diodes 115. EachFET 114 includes portions of adjacentactive trench gates 105. EachSchottky diode 115 is located between twoadjacent trench gates 105 and between twoFETs 114, and is separated fromnearest neighbor FETs 114 bypbody regions 102. As noted above, the epilayer surface regions 115 a are each located between adjacent pairs ofpbody regions 102. Thepbody regions 102 bordering eachSchottky diode 115 may act as a junction terminators for enhanced off-state voltage blocking for thatSchottky diode 115. -
FIG. 2 shows a cross sectional view along the cutline shown as A-A′ inFIG. 1B that is perpendicular to the length direction of theactive trench gates 105, and through two of theFETs 114 and three associatedactive trench gates 105. Theactive trench gates 105 are shown with an optional double shield field plate comprising a wider area topfield plate portion 105 b (with an associated narrower dielectric liner 111) over a narrower bottomfield plate portion 105 c (with a wider dielectric liner 111). Thefield plate portions active trench gates 105 each include apolysilicon gate 105 a over the double shieldfield plate portion 105 b. Thepolysilicon gates 105 a may be n-doped, while the polysiliconfield plate portions - A
gate dielectric layer 105 d associated with thepolysilicon gate 105 a has a horizontal portion between thegate 105 a and thefield plate 105 b that may be thicker than a vertical portion is between thegate 105 a and thepbody region 102/source region 103/n-epi 108 layer, e.g. due to a higher thermal oxidation rate for polysilicon relative to single crystal silicon. The different oxide growth rate may result in a small dip shown inFIG. 2 in the thickness of thegate dielectric layer 105 d in the trench corners. APMD layer 124 is shown over thesource regions 103 andgates 105 a. - A metal 1 (M1)
layer 118, e.g. aluminum, is located over thePMD layer 124 and makes contact to thepbody regions 102 and thesource regions 103 via the contact strips 106 that contact thecontact liner 117. TheM1 layer 118 and the contact strips 106 may be separately or collectively regarded as an interconnect layer. In one arrangement that is generally shown in the figures herein thecontact strip 106 is the bottom portion of theM1 layer 118, which extends through the contact apertures formed in thePMD layer 124 and contacts features on the top surface of the n-epi layer such as thecontact liner 117. In the present example, thepbody regions 102 are rectangular, with a major axis oriented perpendicular to the length direction of theactive trench gates 105. - Although the illustrated example is shown with the
active trench gates 105 having doubleshield field plates active trench gates 105 can have a single field plate. In such cases the field plate has a nominally uniform cross sectional area throughout. The doping level in the n-epi layer 108 may be decreased and the width of the n-epi layer 108 between adjacentactive trench gate 105 edges may be decreased to meet a charge balance condition. -
FIG. 3 is a cross sectional view along the cutline B-B′ shown inFIG. 1B that is perpendicular to the length direction of theactive trench gates 105 in theSchottky diode portions 115, according to an example aspect. Theanode 115 b of eachSchottky diode 115 is located on the epilayer surface region 115 a of the n-epi layer 108 between nearest-neighbor instances of theactive trench gates 105. As noted above, the n-epi layer 108 may operate as a drift region to then+ substrate 109 which may function as the cathode contact of theSchottky diode 115 and the drain contact for the FET device. - The
anode 115 b (and contact liner 117) may include an elemental, alloyed or compounded metal. In some cases the metal is a refractory metal. As used herein, a “refractory metal” may be selected from the group consisting of Ti, Ta, Co, W. In addition to refractory metals, some non-refractory metals may be used for thecontact liner 117 and thus for theanode 115 b, e.g. Pt. In some examples, TiN or TaN may be used, and both compounds are compatible with microelectronic fabrication tools and facilities. The forward voltage drop and reverse leakage of theSchottky diode 115 is generally dependent on the selected metal or metal compound. It may be desirable to select a metal or metal compound that forms a Schottky contact with the epilayer surface region 115 a at theanode 115 b but forms an ohmic contact with thepbody region 102 and/or thesource regions 103 when thecontact liner 117 is over these regions. In a nonlimiting example, the thickness of thecontact liner 117 may be in a range between about 10 nm and about 50 nm. As used herein throughout, “about” refers to ±5%. -
FIG. 4 is a cross sectional view along the cutline C-C′ inFIG. 1B that is parallel to the length direction of theactive trench gates 105. In this view threeFETs 114 and twoSchottky diodes 115 are visible. Within theFETs 114 only thepbody region 102 is present, as thesource regions 103 have been removed by forming thecontact strip 106.Active trench gates 105 are located ahead and behind the plane of the view provided so that they are not visible. Similarly there is noPMD layer 124 shown under theM1 layer 118 as this cross-section is along thecontact strip 106. Thecontact liner 117 is present over thepbody regions 102, and theanodes 115 b are located over the epilayer surface region 115 a of the n-epi layer 108 in theSchottky diodes 115. Thecontact strip 106 connects to thepbody regions 102 and to the epilayer surface region 115 a of the n-epi 108 via thecontact liner 117 and theanodes 115 b. -
FIG. 5A shows a cross sectional view of a portion of an active trench gate MOSFET cell showing an instance of the integratedSchottky diode 115 formed in the n-epi layer 108 adjacent to thepbody region 102. Themetal layer 118 over thecontact strip 106 contacts theanode 115 b provided by thecontact liner 117 and thepbody region 102. The connection between themetal layer 118 and thesource region 103 is hidden in this view. An equivalent circuit of the illustrated section is shown for reference, with nodes of the equivalent circuit matched to structural features of the section view by lead lines. The equivalent circuit shows the trenchgate NMOSFET device 500 comprising a trenchgate MOSFET transistor 505 aninherent body diode 510. The anode of thebody diode 510 is related to thepbody region 102. Anintegrated Schottky diode 520 according to various examples described herein is connected in parallel with thebody diode 510. The anode of theSchottky diode 520 is related to theanode 115 b. The gate of theNMOSFET device 500 is related to thegate 105 a. The drain of theNMOSFET device 500, the cathode of thebody diode 510 and the cathode of theSchottky diode 520 are all tied to the n+ substrate 109. -
FIG. 5B is a 3D view of theFIG. 5A cross section with theM1 layer 118, thecontact strip 106, theanode 115 b and thecontact liner 117 removed. In addition to the n-epi layer 108 and thepbody region 102, thesource region 103 is visible. TheM1 layer 118 connects thepbody region 102, thesource region 103, and the epilayer surface region 115 a of the n-epi layer 108 via thecontact liner 117, by ohmic contact on the sidewalls of thepbody region 102 and thesource region 103, and by a Schottky contact on the sidewall of the epilayer surface region 115 a. -
FIGS. 6A-6J show successive cross sectional views of an example in-process disclosed vertical trenchgate MOSFET device 600 with integrated Schottky barrier diodes in the active area cells corresponding to steps in an example method.FIGS. 6F-6J include a view through section A-A′ ofFIG. 1B , and a view through section B-B′ ofFIG. 1B . For the method described, the trench gates are described as having an optional double shield field plate, with the understanding the trench gates can also be single shield (e.g., a uniform cross sectional area) field plates. Previous processing has produced the n-epi layer 108 on then+ substrate 109, or this stack is obtained commercially. In a nonlimiting example the n-epi layer 108 may have a concentration of an n-type dopant, such as phosphorus, in a range between about 1×1015 cm−3 and about 1×1018 cm−3, and then+ substrate 109 may have a concentration of an n-type dopant, such as phosphorus, in a range between about 1×1019 cm−3 and about 1×1020 cm−3. -
FIG. 6A shows a cross sectional view of the in-process trenchgate MOSFET device 600 after formation of three example trenches in the n-epi layer 108, such as by Reactive Ion Etching (ME). The patterning process may optionally employ a patterned hard mask layer, such as a silicon nitride hardmask (HM)layer 615. Although not shown, an optional thin pad oxide (SiO2) layer may be located under theHM layer 615. -
FIG. 6B shows a cross sectional view of the in-process trenchgate MOSFET device 600 after forming thetrench dielectric liner 111, followed by a polysilicon deposition for forming apolysilicon layer 620 that fills the trenches. The trench depth may be in a range between about 1 μm and about 10 μm. Thetrench dielectric liner 111 may be formed by growing a thermal oxide liner that may have a thickness in a range between about 50 nm and about 200 nm, followed by a silicon oxide layer which may be formed by subatmospheric chemical vapor deposition (SACVD) that may have a thickness in a range between about 100 nm and about 500 nm. Thepolysilicon layer 620 may be formed by CVD deposition to a thickness in a range between about 200 nm and about 800 nm. Optionally thepolysilicon layer 620 may be doped by implantation of a dopant, e.g. phosphorus, to achieve a desired conductivity of thetrench gates 105. -
FIG. 6C shows the cross sectional view of the in-process trenchgate MOSFET device 600 after polysilicon chemical mechanical planarization (CMP) that removes thepolysilicon layer 620 overburden outside the trenches. The CMP process is followed by a polysilicon etch-back process that recesses thepolysilicon layer 620 below the top surface of the n-epi layer 108. Thepolysilicon layer 620 remaining in the trenches is designatedbottom plate portion 105 c.FIG. 6D shows the cross sectional view of the in-process trenchgate MOSFET device 600 after atrench dielectric liner 111 pull-back etch, e.g. a wet etch comprising hydrofluoric acid. The thinned trench oxide layer after the pull-back etch is shown as 111 t.FIG. 6E shows a cross sectional view of the in-process trenchgate MOSFET device 600 after forming a second CVD polysilicon layer for filling the trenches followed by a second polysilicon etch-back process to form the topfield plate portion 105 b to complete the double shield field plate that comprises 105 b, 105 a. As described above, the second polysilicon layer may optionally be doped to achieve a desired electrical conductivity. -
FIG. 6F shows the cross sectional view of the in-process trenchgate MOSFET device 600 after a p-type dopant ion implantation step that forms thepbody regions 102 in section A-A′. The implantation process may provide a p-type dopant such as boron at a concentration in a range between of about 1×1017 cm−3 and about 1×1018 cm−3 in thepbody regions 102. A masking layer may be used to prevent the p-type dopant implantation from entering into the Schottky diode regions in section B-B′. Partial removal of thetrench dielectric liner 111, e.g. by a wet etch, followed by thermal oxidation may be used to form thegate dielectric layer 105 d shown. As described above and shown inFIG. 6F , in examples in which thegate dielectric layer 105 d is a thermal oxide, this gate oxide layer may grow thicker over the exposed top of the polysiliconfield plate portion 105 b as compared to the single-crystal vertical sidewalls of the n-epi layer 108 andpbody regions 102 between the trenches. The vertical sidewalls of thegate dielectric layer 105 d will become the gate dielectric of the trenchgate MOSFET device 600, and may have a thickness in a range between about 10 nm and about 100 nm for implementations in which thermal silicon dioxide is used. -
FIG. 6G shows the cross sectional view of the in-process trenchgate MOSFET device 600 after gate polysilicon deposition on thegate dielectric layer 105 d to form thegates 105 a. The gate polysilicon may optionally be doped to provide a desired electrical conductivity of thegates 105 a. Also optionally, a recess may be formed in thegates 105 a, as shown, e.g. by a plasma etch process. In some cases the recessed gates may be desirable to provide more process margin for contacting thesource region 103. -
FIG. 6H shows a cross sectional view of the in-process trenchgate MOSFET device 600 after forming thesource regions 103, and then deposition of thePMD layer 124. A dielectric deposition, e.g. plasma enhanced CVD oxide, may be used to form thePMD layer 124. Thesource regions 103 may be formed by an implantation process that provides an n-type dopant such as phosphorous at a concentration in a range between of about 1×1019 cm−3 and about 1×1020 cm−3. A patterned mask may be used to prevent implantation into the trenchgate MOSFET device 600 in the section B-B′. -
FIG. 6I shows a cross sectional view of the in-process trenchgate MOSFET device 600 after forming contact apertures through thePMD layer 124 and filling the contact apertures with thecontact liner 117. In the section A-A′ the aperture extends throughsource region 103 to reach thepbody regions 102 for the active trench gate cells. In the section B-B′ the aperture through thePMD layer 124 is provided to reveal the epilayer surface region 115 a of the n-epi layer 108 (in the gap between adjacent pbody regions 102) for providing a contact for thecontact liner 117 to provide ananode 115 b on the epilayer surface region 115 a as the cathode for the Schottky diode. Forming the contact apertures may include an oxide etch followed by a silicon etch in the case of non-planar contacts. Thecontact liner 117 is then formed within the apertures, with an optional pre-sputter etch preceding the contact liner deposition. In a nonlimiting example, forming thecontact liner 117 may comprise a CVD TiN or CVD TaN deposition to a thickness of about 20 nm. -
FIG. 6J shows a cross sectional view of the in-process trenchgate MOSFET device 600 after forming theM1 layer 118 over the substrate and within the apertures in thePMD layer 124 that are lined with thecontact liner 117. The portion of theM1 layer 118 within the apertures in thePMD layer 124 forms the contact strips 106. In the illustrated example the contact strips provide a non-planar contact to the epilayer surface region 115 a, in that thecontact strip 106 extends into the epilayer surface region 115 a, and thus the bottom of thecontact strip 106 is not coplanar with the surface of the n-epi layer 108. The metal formation process may include first forming a fill layer including tungsten (W) or cobalt (Co) within the apertures to provide the metal contact strips 106 shown, followed by forming an aluminum (Al) layer over the metal contact strips 106 to provide theM1 layer 118. Thegates 105 a may be connected by polysilicon runners to each other and to a gate terminal. One or more additional metals levels may follow, e.g. in the case of an IC to connect terminals of the trenchgate MOSFET device 600 to other electronic devices on a same IC substrate. -
FIGS. 8A and 8B illustrate an alternate example of a trenchgate MOSFET device 800 that is formed such that the Schottky contacts in theSchottky diodes 115 are planar, in that the contact strips 106 land about on the surface of the n-epi layer 108, and thus the bottom of thecontact strip 106 is about coplanar with the surface of the n-epi layer 108 in thesurface region 115 a.FIG. 8A is along cutline B-B′ andFIG. 8B is along cutline C-C′, both cutlines being shown inFIG. 1B . Such a configuration may be desirable to reduce Schottky diode leakage as may occur at bottom corners of theanodes 115 b in the Schottky diode structure ofFIG. 3 andFIG. 6J . - In this example, a first mask may be used to pattern the apertures over the
pbody regions 102 andsource regions 103. A selective oxide etch process as previously described may be used to form deep apertures through thePMD layer 124 and into thepbody regions 102 to contact the n-doped regions. A second mask may be used to pattern apertures in thePMD layer 124 to expose the epilayer surface regions 115 a for theSchottky diodes 115 between thepbody regions 102 of theactive trench gates 105. An oxide etch process may be used to etch through thePMD 124 but stopping on the n-epi layer 108 thereby forming shallow apertures. Thecontact liner 117 may then be formed in the deep and the shallow PMD layer apertures, which may then be filled as previously described. AM1 layer 118 is shown contacting thecontact liner 117. The metal within the deep and shallow apertures in thePMD layer 124 forms themetal contact strip 106, which in this example has a variable depth along the direction of theactive trench gates 105. By providing planar Schottky contacts, such alternate implementations may reduce or eliminate leakage that may be present at corners of theanodes 115 b of the Schottky diodes shown in the example ofFIG. 3 , e.g. due to electrical field concentration at the corners. - Disclosed trench gate power MOSFETs can be used in a variety of applications such as electronic switches in the power management applications. Disclosed trench gate power MOSFETs can be provided as a disclosed trench gate power MOSFET die, or as an IC having one or more disclosed trench gate power MOSFETs.
-
FIG. 7 is a high level depiction of an example IC shown as asynchronized buck converter 700 that utilizes the disclosed vertical trenchgate MOSFET device 600 with integrated Schottky barrier diodes as the low side (LS) power switch. Thesynchronized buck converter 700 also include a high side (HS)power switch 710, and amain inductor 715 in series with anoutput capacitor 720. A block shown as controller anddriver ICs 730 is coupled to the gates of the respective power switches to control their switching. - Disclosed aspects are further illustrated by the following specific Examples, which should not be construed as limiting the scope or content of this Disclosure in any way.
- Technology computer aided design (T-CAD) simulations were performed for a disclosed vertical trench gate MOSFET based on the structure in the
active area portion 150 shown inFIG. 1B . There was a 45% total active area increase for including disclosed integrated Schottky diodes that was found to significantly reduce the power dissipated by the trench gate MOSFET device, while the RON,sp only increased 13%, and without a noticeable degradation in the drain to source BV. - Those skilled in the art to which this Disclosure relates will appreciate that many other variations are possible within the scope of the claimed invention, and further additions, deletions, substitutions and modifications may be made to the described aspects without departing from the scope of this Disclosure.
Claims (20)
1. A method of fabricating an integrated circuit, comprising;
forming a first vertical trench gate transistor within an n-type semiconductor substrate having a top surface, the first trench gate transistor comprising:
a first n-type region located at the top surface and between a first trench gate and a metal contact; and
a first p-type region located between the first n-type region and the n-type substrate;
forming a second vertical trench gate transistor within the n-type semiconductor substrate, the second trench gate transistor comprising:
a second n-type region located at the top surface and between the first trench gate and the metal contact; and
a second p-type region located between the second n-type region and the n-type substrate, and
forming a Schottky contact to the n-type substrate, thereby forming a Schottky diode between the first and second trench gate transistors, the Schottky contact comprising a metal-containing layer located directly on the n-type substrate, and
electrically connecting to the first trench gate transistor, to the second trench gate transistor, and to the Schottky diode.
2. The method of claim 1 , wherein the metal-containing layer comprises TiN or TaN.
3. The method of claim 1 , wherein the first and second n-type regions are configured to operate as first and second source regions, respectively, of the first and second vertical trench gate transistors.
4. The method of claim 1 , wherein the first and second vertical trench gate transistors include respective first and second polysilicon gates, and further comprising forming a recess in each of the first and second polysilicon gates.
5. The method of claim 1 , wherein the metal-containing layer connects the first n-type region to the first p-type region, and connects the second n-type region to the second p-type region.
6. The method of claim 1 , wherein the forming the Schottky contact includes etching through the first and second n-type regions and into the first and second p-type regions.
7. The method of claim 1 , wherein a thickness of the metal-containing layer is within a range between about 10 nm and about 50 nm.
8. The method of claim 1 , wherein the Schottky contact is located on the top surface of the semiconductor substrate.
9. An integrated circuit, comprising:
an n-type substrate having an n-type epitaxial layer thereon;
a plurality of active trench gate MOSFET cells in an active area each including a corresponding one of a plurality of active trench gates in the epitaxial layer, each active trench gate having a trench dielectric layer filled with a polysilicon gate over a spaced apart lower polysilicon portion;
p-type body regions in an upper portion of the epitaxial layer between adjacent ones of the plurality of the active trench gates, adjacent pairs of p-type body regions having one of a plurality of surface regions of the epitaxial layer located therebetween;
n-type source regions at a top surface of the substrate within the body regions;
a metal-containing layer located directly on the surface regions of the epitaxial layer, and
a metal layer over the metal-containing layer that electrically connects the p-type body regions, the n-type source regions and the surface regions.
10. The integrated circuit of claim 9 , wherein each of the active trench gates has a double shield field plate.
11. The integrated circuit of claim 9 , wherein the metal-containing layer comprises TiN or TaN.
12. The integrated circuit of claim 9 , wherein the substrate provide a drain for the trench gate MOSFET cells.
13. The integrated circuit of claim 9 , further comprising an outer junction termination trench that provides a junction termination region which surrounds the active area.
14. The integrated circuit of claim 9 , wherein each of the polysilicon gates includes a top recess.
15. The integrated circuit of claim 9 , wherein the metal-containing layer extends through each of the n-type source regions and into a corresponding one of the p-type body regions.
16. The integrated circuit of claim 9 , wherein a thickness of the metal-containing layer is within a range of about 10 nm to about 50 nm.
17. The integrated circuit of claim 9 , wherein the top surfaces of the surface regions of the epitaxial layer are coplanar with the top surface of the epitaxial layer.
18. An integrated circuit, comprising:
first and second trench plates formed in a lightly-doped n-type semiconductor substrate having a surface;
a first p-type region intersecting the substrate surface and extending from the first trench plate to the second trench plate;
a second p-type region intersecting the substrate surface and extending from the first trench plate to the second trench plate;
an n-type substrate portion intersecting the substrate surface between the first and second p-type regions and extending from the first trench plate to the second trench plate; and
a metal-containing layer located between the first and second trench plate and directly on the n-type substrate portion.
19. The integrated circuit of claim 18 , wherein the first p-type region includes first and second surface regions that intersect the substrate surface, and further comprising an n-type region located within the first p-type region and between the first and second surface regions.
20. The integrated circuit of claim 18 , further comprising a third p-type region located between the first and second trenches, and a second substrate portion intersecting the substrate between the second and third p-type regions, wherein the metal-containing layer connects to the first and second p-type regions and to the n-type substrate portion.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US18/134,144 US20230246107A1 (en) | 2018-12-31 | 2023-04-13 | Vertical trench gate mosfet with integrated schottky diode |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/237,210 US11658241B2 (en) | 2018-12-31 | 2018-12-31 | Vertical trench gate MOSFET with integrated Schottky diode |
US18/134,144 US20230246107A1 (en) | 2018-12-31 | 2023-04-13 | Vertical trench gate mosfet with integrated schottky diode |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/237,210 Division US11658241B2 (en) | 2018-12-31 | 2018-12-31 | Vertical trench gate MOSFET with integrated Schottky diode |
Publications (1)
Publication Number | Publication Date |
---|---|
US20230246107A1 true US20230246107A1 (en) | 2023-08-03 |
Family
ID=71121858
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/237,210 Active US11658241B2 (en) | 2018-12-31 | 2018-12-31 | Vertical trench gate MOSFET with integrated Schottky diode |
US18/134,144 Pending US20230246107A1 (en) | 2018-12-31 | 2023-04-13 | Vertical trench gate mosfet with integrated schottky diode |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/237,210 Active US11658241B2 (en) | 2018-12-31 | 2018-12-31 | Vertical trench gate MOSFET with integrated Schottky diode |
Country Status (1)
Country | Link |
---|---|
US (2) | US11658241B2 (en) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3690952A1 (en) * | 2019-01-29 | 2020-08-05 | Nexperia B.V. | Trench gate semiconductor device and method of manufacture |
US10950699B2 (en) * | 2019-08-05 | 2021-03-16 | Vishay-Siliconix, LLC | Termination for vertical trench shielded devices |
JP7252860B2 (en) * | 2019-08-20 | 2023-04-05 | 株式会社東芝 | semiconductor equipment |
JP7242486B2 (en) * | 2019-09-13 | 2023-03-20 | 株式会社東芝 | semiconductor equipment |
US11322612B2 (en) | 2019-09-17 | 2022-05-03 | Kabushiki Kaisha Toshiba | Semiconductor device with region of varying thickness |
IT202000017221A1 (en) * | 2020-07-15 | 2022-01-15 | St Microelectronics Srl | ELECTRONIC SEMICONDUCTOR DEVICE WITH WIDE BANDBAND INCLUDING A JBS DIODE HAVING IMPROVED ELECTRICAL CHARACTERISTICS AND RELATED MANUFACTURING PROCESS |
JP7470071B2 (en) * | 2020-07-22 | 2024-04-17 | 株式会社東芝 | Semiconductor Device |
CN115832019A (en) * | 2021-09-17 | 2023-03-21 | 德州仪器公司 | Field plate arrangement for trench gate field effect transistor |
US20230101610A1 (en) * | 2021-09-30 | 2023-03-30 | Texas Instruments Incorporated | Field-effect transistor having fractionally enhanced body structure |
EP4270487A1 (en) * | 2022-04-28 | 2023-11-01 | Infineon Technologies Austria AG | Power transistor device and method of fabricating a transistor device |
CN116110796B (en) * | 2023-04-17 | 2023-06-13 | 深圳平创半导体有限公司 | SBD integrated silicon carbide SGT-MOSFET and preparation method thereof |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7863685B2 (en) * | 2008-05-28 | 2011-01-04 | Force-Mos Technology Corp. | Trench MOSFET with embedded junction barrier Schottky diode |
US8816429B2 (en) * | 2011-07-07 | 2014-08-26 | Fairchild Semiconductor Corporation | Charge balance semiconductor devices with increased mobility structures |
US9245994B2 (en) | 2013-02-07 | 2016-01-26 | Texas Instruments Incorporated | MOSFET with curved trench feature coupling termination trench to active trench |
US9299830B1 (en) * | 2015-05-07 | 2016-03-29 | Texas Instruments Incorporated | Multiple shielding trench gate fet |
-
2018
- 2018-12-31 US US16/237,210 patent/US11658241B2/en active Active
-
2023
- 2023-04-13 US US18/134,144 patent/US20230246107A1/en active Pending
Also Published As
Publication number | Publication date |
---|---|
US11658241B2 (en) | 2023-05-23 |
US20200212219A1 (en) | 2020-07-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20230246107A1 (en) | Vertical trench gate mosfet with integrated schottky diode | |
US11127852B2 (en) | Vertical trench gate MOSFET with deep well region for junction termination | |
US10074743B2 (en) | Trench MOSFET shield poly contact | |
US20180350968A1 (en) | Semiconductor Device with Trench Gate Structure Including a Gate Electrode and a Contact Structure for a Diode Region | |
US10269953B2 (en) | Semiconductor device having a trench gate | |
US6593620B1 (en) | Trench DMOS transistor with embedded trench schottky rectifier | |
US9553184B2 (en) | Edge termination for trench gate FET | |
US10861965B2 (en) | Power MOSFET with an integrated pseudo-Schottky diode in source contact trench | |
US11538933B2 (en) | Schottky diode integrated into superjunction power MOSFETs | |
TWI446537B (en) | Electronic device including a buried insulating layer and a vertical conductive structure extending therethrough and a process of forming the same | |
US20050032287A1 (en) | Semiconductor device and a method of manufacturing the same | |
KR20120084694A (en) | Trench power mosfet with reduced on-resistance | |
JP2018182235A (en) | Semiconductor device and semiconductor device manufacturing method | |
US10903351B2 (en) | Semiconductor device | |
US20230087151A1 (en) | Field plate arrangement for trench gate fet | |
JP7158317B2 (en) | semiconductor equipment | |
US20220052190A1 (en) | Power Semiconductor Device Including First and Second Trench Structures | |
US20200185494A1 (en) | Semiconductor Device and Method for Producing a Semiconductor Device | |
CN215731715U (en) | Integrated circuit with a plurality of transistors | |
US20170154965A1 (en) | Semiconductor Device | |
US20220130969A1 (en) | Power device with a contact hole on a sloped ild region | |
CN111180511A (en) | Manufacturing method of integrated structure of insulated gate bipolar transistor and rectifier |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |