US20230111555A1 - Semiconductor package - Google Patents
Semiconductor package Download PDFInfo
- Publication number
- US20230111555A1 US20230111555A1 US17/725,729 US202217725729A US2023111555A1 US 20230111555 A1 US20230111555 A1 US 20230111555A1 US 202217725729 A US202217725729 A US 202217725729A US 2023111555 A1 US2023111555 A1 US 2023111555A1
- Authority
- US
- United States
- Prior art keywords
- region
- passive element
- sub
- roughness
- semiconductor package
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/50—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0655—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16111—Disposition the bump connector being disposed in a recess of the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16237—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area disposed in a recess of the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/3201—Structure
- H01L2224/32012—Structure relative to the bonding area, e.g. bond pad
- H01L2224/32013—Structure relative to the bonding area, e.g. bond pad the layer connector being larger than the bonding area, e.g. bond pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/3205—Shape
- H01L2224/32052—Shape in top view
- H01L2224/32054—Shape in top view being rectangular or square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/3205—Shape
- H01L2224/32057—Shape in side view
- H01L2224/32059—Shape in side view comprising protrusions or indentations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32104—Disposition relative to the bonding area, e.g. bond pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
- H01L2224/48228—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item the bond pad being disposed in a recess of the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/143—Digital devices
- H01L2924/1431—Logic devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/143—Digital devices
- H01L2924/1434—Memory
- H01L2924/1435—Random access memory [RAM]
- H01L2924/1436—Dynamic random-access memory [DRAM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/143—Digital devices
- H01L2924/1434—Memory
- H01L2924/1435—Random access memory [RAM]
- H01L2924/1438—Flash memory
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15192—Resurf arrangement of the internal vias
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
Definitions
- FIG. 9 is a plan view of a semiconductor package according to one embodiment.
- FIG. 15 is a cross-sectional view of a semiconductor package according to an embodiment
- the core via 113 , the first and second core wiring layers 112 a and 112 b , the first to fourth wiring layers 122 a to 122 d , the first to sixth via layers 123 a to 123 f , the bump pads 124 a - 1 , the passive element pads 124 a - 2 , and the external connection terminal pads 124 b may include a metal material.
- the metal material may include, e.g., copper (Cu), aluminum (Al), silver (Ag), tin (Sn), gold (Au), nickel (Ni), lead (Pb), titanium (Ti), or an alloy thereof.
- the logic circuit may be, e.g., a central processing unit (CPU) circuit, a graphics processing unit (GPU) circuit, a memory controller circuit, an application specific integrated circuit (ASIC) circuit, an application processor (AP) circuit, or a combination thereof.
- CPU central processing unit
- GPU graphics processing unit
- ASIC application specific integrated circuit
- AP application processor
- FIG. 3 is a plan view showing a semiconductor package 1000 b according to an embodiment.
- FIGS. 1 A to 1 C differ from the semiconductor package 1000 shown in FIGS. 1 A to 1 C and the semiconductor package 1000 b shown in FIG. 3 are described.
- the first flux layer 271 may be prevented from contaminating the bump pad 124 a - 1 (refer to FIG. 1 A ) under the semiconductor chip 300 positioned on the third side of the first passive element 201 .
- the semiconductor package 1000 e may include a first semiconductor chip 301 and a second semiconductor chip 302 on the remaining region R 3 of the package substrate 100 (instead of the single semiconductor chip 300 illustrated in FIGS. 1 A to 1 C ).
- the first semiconductor chip 301 may be located on a first side of a passive element 200
- the second semiconductor chip 302 may be located on a third side of the passive element 200 .
- the flow of the first flux layer 271 to the first side of the first passive element 201 may be reduced. Accordingly, the first flux layer 271 may be prevented from meeting, e.g., contacting, the second flux layer 272 . Therefore, an increase in the concentration of the flux mixed with the sealing portion 400 (refer to FIG. 1 A ) may be prevented. Accordingly, it is possible to prevent delamination between the sealing portion 400 (refer to FIG. 1 A ) and the package substrate 100 .
- the second passive element 202 may be positioned on the second side of the first passive element 201
- the semiconductor chip 300 may be positioned on the first side of the first passive element 201 .
- the roughness of upper surfaces of a first sub-region R 2 a - 1 and a second sub-region R 2 b - 1 of a first passive element adjacent region R 2 may be less than the roughness of upper surfaces of a third sub-region R 2 c and a fourth sub-region R 2 d of the first passive element adjacent region R 2 .
- FIG. 9 is a plan view showing a semiconductor package 1000 h according to an embodiment.
- FIG. 9 differences between the semiconductor package 1000 g shown in FIG. 8 and the semiconductor package 1000 h shown in FIG. 9 are described.
- FIG. 10 is a plan view showing a semiconductor package 1000 i according to an embodiment.
- FIG. 10 differences between the semiconductor package 1000 g shown in FIG. 8 and the semiconductor package 1000 i shown in FIG. 10 are described.
- the flow of the flux layer 270 to the third side of the passive element 200 may be reduced. Accordingly, the flux layer 270 may be prevented from contaminating the bump pad 124 a - 1 (refer to FIG. 1 A ) under the third semiconductor chip 303 positioned on the third side of the passive element 200 .
- the flow of the first flux layer 271 to the third side of the first passive element 201 may be reduced. Accordingly, the first flux layer 271 may be prevented from contaminating the bump pad 124 a - 1 (refer to FIG. 1 A ) under the semiconductor chip 300 positioned on the third side of the first passive element 201 .
Abstract
A semiconductor package includes a substrate having a passive element region, a peripheral region adjacent to the passive element region, and a remaining region, a first passive element on an upper surface of the passive element region, a first semiconductor chip on an upper surface of the remaining region, and a sealing portion covering the substrate, the first passive element, and the first semiconductor chip, wherein the peripheral region includes a first sub-region on a first side of the first passive element, a second sub-region on a second side opposite the first side, a third sub-region on a third side of the first passive element, and a fourth sub-region on a fourth side opposite the third side, and wherein a roughness of an upper surface of at least one of the first to fourth sub-regions is greater than a roughness of the upper surface of the remaining region.
Description
- This application is based on and claims priority under 35 U.S.C. §119 to Korean Patent Application No. 10-2021-0134436, filed on Oct. 8, 2021, in the Korean Intellectual Property Office, the disclosure of which is incorporated by reference herein in its entirety.
- Embodiments relate to a semiconductor package. In particular, embodiments relate to a semiconductor package including a passive element and a semiconductor chip.
- A solder paste may be used when a passive element is mounted on a package substrate. A passive element connecting member between the package substrate and the passive element and a flux layer on the package substrate may be made from the solder paste.
- According to an aspect of embodiments, there is provided a semiconductor package that may include a package substrate having a passive element region, a passive element adjacent region adjacent to the passive element region, and a remaining region; a first passive element on an upper surface of the passive element region; a first semiconductor chip on an upper surface of the remaining region; and a sealing portion covering the package substrate, the first passive element, and the first semiconductor chip, wherein the passive element adjacent region includes a first sub-region on a first side of the first passive element, a second sub-region on a second side opposite the first side of the first passive element, a third sub-region on a third side of the first passive element, and a fourth sub-region on a fourth side opposite the third side of the first passive element, and a roughness of an upper surface of at least one of the first sub-region to the fourth sub-region is greater than the roughness of an upper surface of the remaining region.
- According to another aspect of embodiments, there is provided a semiconductor package that may include a package substrate having a wire pad, a wire pad, a wire pad adjacent region adjacent to the wire pad, and a remaining region; a passive element on an upper surface of the remaining region; a semiconductor chip on the upper surface of the remaining region; a wire electrically connecting the semiconductor chip to the wire pad; and a sealing portion covering the package substrate, the passive element, the semiconductor chip, and the wire, wherein the roughness of an upper surface of the wire pad adjacent region is less than the roughness of the upper surface of the remaining region.
- According to another aspect of embodiments, there is provided a semiconductor package that may include a package substrate having a passive element region, a passive element adjacent region adjacent to the passive element region, and a remaining region; a plurality of external connection terminals on a lower surface of the package substrate; a passive element on an upper surface of the passive element region; a memory controller chip on the upper surface of the remaining region; a chip bump connecting the memory controller chip to the package substrate; a memory chip on the memory controller chip or the remaining region; a wire connecting the memory chip to the package substrate; and a sealing portion covering the package substrate, the passive element, the memory controller chip, the chip bump, the memory chip, and the wire, wherein the passive element adjacent region includes a first sub-region on a first side of the first passive element, a second sub-region on a second side opposite the first side of the first passive element, a third sub-region on a third side of the first passive element, and a fourth sub-region on a fourth side opposite the third side of the first passive element, and the roughness of the upper surface of at least one of the first sub-region to the fourth sub-region is greater than the roughness of the upper surface of the remaining region.
- Features will become apparent to those of skill in the art by describing in detail exemplary embodiments with reference to the attached drawings, in which:
-
FIG. 1A is a cross-sectional view of a semiconductor package according to an embodiment; -
FIG. 1B is an enlarged view of region B inFIG. 1A ; -
FIG. 1C is a plan view of a semiconductor package according to an embodiment; -
FIG. 2 is a cross-sectional view of a semiconductor package according to an embodiment; -
FIG. 3 is a plan view of a semiconductor package according to an embodiment; -
FIG. 4 is a plan view of a semiconductor package according to an embodiment; -
FIG. 5 is a plan view of a semiconductor package according to an embodiment; -
FIG. 6 is a plan view of a semiconductor package according to an embodiment; -
FIG. 7 is a plan view of a semiconductor package according to an embodiment; -
FIG. 8 is a plan view of a semiconductor package according to an embodiment; -
FIG. 9 is a plan view of a semiconductor package according to one embodiment; -
FIG. 10 is a plan view of a semiconductor package according to an embodiment; -
FIG. 11 is a plan view of a semiconductor package according to an embodiment; -
FIG. 12 is a plan view of a semiconductor package according to an embodiment; -
FIG. 13 is a plan view of a semiconductor package according to an embodiment; -
FIG. 14 is a plan view of a semiconductor package according to an embodiment; -
FIG. 15 is a cross-sectional view of a semiconductor package according to an embodiment; -
FIG. 16 is a cross-sectional view of a semiconductor package according to an embodiment; -
FIG. 17 is a cross-sectional view of a semiconductor package according to an embodiment; -
FIG. 18 is a cross-sectional view of a semiconductor package according to an embodiment; -
FIG. 19 is a cross-sectional view of a semiconductor package according to an embodiment; -
FIG. 20A is a cross-sectional view of a semiconductor package according to an embodiment; -
FIG. 20B is an enlarged view of region B2 inFIG. 20A ; and -
FIG. 21 is a flowchart of a method of manufacturing a semiconductor package, according to an embodiment. -
FIG. 1A is a cross-sectional view showing asemiconductor package 1000 according to an embodiment.FIG. 1B is an enlarged view of region B inFIG. 1A , andFIG. 1C is a plan view showing thesemiconductor package 1000 according to an embodiment. - Referring to
FIGS. 1A to 1C , thesemiconductor package 1000 may include apackage substrate 100, a plurality ofexternal connection terminals 500 on a lower surface of thepackage substrate 100, apassive element 200 on an upper surface of thepackage substrate 100, a plurality of passiveelement connecting members 250 for connecting thepassive element 200 to thepackage substrate 100, asemiconductor chip 300 on the upper surface of thepackage substrate 100, a plurality ofchip bumps 350 connecting thesemiconductor chip 300 to thepackage substrate 100, and a sealingportion 400 covering thesemiconductor chip 300. In some embodiments, thesemiconductor package 1000 may further include aflux layer 270 on thepackage substrate 100. - The
package substrate 100 may include a printed circuit board (PCB). For example, thepackage substrate 100 may include acore layer 111, afirst insulating layer 121 a on an upper surface of thecore layer 111, a secondinsulating layer 121 b on a lower surface of thecore layer 111, a thirdinsulating layer 121 c on the upper surface of thefirst insulating layer 121 a, afourth insulating layer 121 d on the lower surface of the secondinsulating layer 121 b, afifth insulating layer 121 e on the upper surface of thethird insulating layer 121 c, and a sixth insulating layer 121 f on the lower surface of the fourthinsulating layer 121 d. Thepackage substrate 100 may further include a firstprotective layer 130 on an upper surface of the fifthinsulating layer 121 e and a secondprotective layer 140 on a lower surface of the sixth insulating layer 121 f. - The
package substrate 100 may further include a core via 113 penetrating thecore layer 111. Thepackage substrate 100 may further include a firstcore wiring layer 112 a positioned on the upper surface of thecore layer 111 and in contact with the core via 113. Thepackage substrate 100 may further include a secondcore wiring layer 112 b positioned on the lower surface of thecore layer 111 and in contact with the core via 113. - The
package substrate 100 may further include afirst wiring layer 122 a on the upper surface of the firstinsulating layer 121 a. Thepackage substrate 100 may further include afirst via layer 123 a passing through the firstinsulating layer 121 a between thefirst wiring layer 122 a and the firstcore wiring layer 112 a. Thepackage substrate 100 may further include asecond wiring layer 122 b on a lower surface of the second insulatinglayer 121 b. Thepackage substrate 100 may further include a second vialayer 123 b passing through the second insulatinglayer 121 b between thesecond wiring layer 122 b and the secondcore wiring layer 112 b. Thepackage substrate 100 may further include athird wiring layer 122 c on the upper surface of the third insulatinglayer 121 c. Thepackage substrate 100 may further include a third vialayer 123 c passing through the third insulatinglayer 121 c between thethird wiring layer 122 c and thefirst wiring layer 122 a. Thepackage substrate 100 may further include afourth wiring layer 122 d on the lower surface of the fourth insulatinglayer 121 d. Thepackage substrate 100 may further include a fourth vialayer 123 d passing through the fourth insulatinglayer 121 d between thefourth wiring layer 122 d and thesecond wiring layer 122 b. - The
package substrate 100 may further include a plurality of bump pads 124 a-1 and a plurality of passive element pads 124 a-2 on the upper surface of the fifth insulatinglayer 121 e. The firstprotective layer 130 may have a plurality of openings exposing the plurality of bump pads 124 a-1 and the plurality of passive element pads 124 a-2, respectively. Thepackage substrate 100 may further include a fifth vialayer 123 e passing through the fifth insulatinglayer 121 e between thethird wiring layer 122 c and the plurality of bump pads 124 a-1 and between thethird wiring layer 122 c and the plurality of passive element pads 124 a-2. Thepackage substrate 100 may further include a plurality of externalconnection terminal pads 124 b on the lower surface of the sixth insulating layer 121 f. The secondprotective layer 140 may have a plurality of openings exposing the plurality of externalconnection terminal pads 124 b. Thepackage substrate 100 may further include a sixth vialayer 123 f passing through the sixth insulating layer 121 f between thefourth wiring layer 122 d and the plurality of externalconnection terminal pads 124 b. - In
FIG. 1A , thepackage substrate 100 includes six insulating layers (i.e., the first to sixth insulatinglayers 121 a to 121 f), four wiring layers (i.e., the first to fourth wiring layers 122 a to 122 d), and six via layers (i.e., the first to sixth vialayers 123 a to 123 f). However, the numbers of insulating layers, wiring layers, and via layers included in thepackage substrate 100 may be variously modified. - For example, the
core layer 111 may include an insulating material, a thermosetting resin (e.g., an epoxy resin) or a thermoplastic resin (e.g., polyimide). Thecore layer 111 may include a material including a reinforcing material, e.g., fiberglass, and/or an inorganic filler, e.g., a copper clad laminate (CCL) or an unclad CCL. Thecore layer 111 may include a metal plate, a glass plate, or a ceramic plate. - The first to sixth insulating
layers 121 a to 121 f may include a thermosetting resin, e.g., epoxy, or a thermoplastic resin, e.g., polyimide. In some embodiments, the first to sixth insulatinglayers 121 a to 121 f may include a material including a reinforcing material, e.g., glass fiber, and/or an inorganic filler in addition to a thermoplastic resin and/or a thermosetting resin, e.g., prepreg or Ajinomoto build-up film (ABF). In some embodiments, the firstprotective layer 130 and the secondprotective layer 140 may include solder resist. - The core via 113, the first and second core wiring layers 112 a and 112 b, the first to fourth wiring layers 122 a to 122 d, the first to sixth via
layers 123 a to 123 f, the bump pads 124 a-1, the passive element pads 124 a-2, and the externalconnection terminal pads 124 b may include a metal material. The metal material may include, e.g., copper (Cu), aluminum (Al), silver (Ag), tin (Sn), gold (Au), nickel (Ni), lead (Pb), titanium (Ti), or an alloy thereof. - As shown in
FIG. 1C , thepackage substrate 100 may have a passive element region R1, a passive element adjacent region R2 adjacent to the passive element region R1, and a remaining region R3. For example, the passive element adjacent region R2 may be a peripheral region of the passive element region R1. In some embodiments, the passive element adjacent region R2 may surround, e.g., an entire perimeter of, the passive element region R1, and the remaining region R3 may surround, e.g., an entire perimeter of, the passive element adjacent region R2, as viewed in a top view (FIG. 1C ). - The plurality of
external connection terminals 500 may be respectively positioned on the plurality of externalconnection terminal pads 124 b of thepackage substrate 100. Each of theexternal connection terminals 500 may include, e.g., tin (Sn) or a tin (Sn) alloy. In some embodiments, eachexternal connection terminal 500 may be formed of a solder ball. - The
passive element 200 may be located on the passive element region R1. Thepassive element 200 may be positioned on the plurality of passive element pads 124 a-2 of thepackage substrate 100. Thepassive element 200 may be, e.g., a capacitor, an inductor, or a resistor. - The plurality of passive
element connecting members 250 may be located between the passive element region R1 of thepackage substrate 100 and thepassive element 200, e.g., the plurality of passiveelement connecting members 250 may be between thepackage substrate 100 and thepassive element 200 along the Z direction. The plurality of passiveelement connecting members 250 may be located between thepassive element 200 and the plurality of passive element pads 124 a-2, respectively. The plurality of passiveelement connecting members 250 may include, e.g., tin (Sn) or tin (Sn) alloys. In some embodiments, a plurality of passiveelement connecting members 250 may be formed of a solder paste. - The
semiconductor chip 300 may be located on the remaining region R3. Thesemiconductor chip 300 may be located on the plurality of bump pads 124 a-1 of thepackage substrate 100. Thesemiconductor chip 300 may include an arbitrary kind of integrated circuit including, e.g., a memory circuit, a logic circuit, or a combination thereof. The memory circuit may be, e.g., a dynamic random access memory (DRAM) circuit, a static random access memory (SRAM) circuit, a flash memory circuit, an electrically erasable and programmable read-only memory (EEPROM) circuit, a phase-change random access memory (PRAM) circuit, a magnetic random access memory (MRAM) circuit, a resistive random access memory (RRAM) circuit, or a combination thereof. The logic circuit may be, e.g., a central processing unit (CPU) circuit, a graphics processing unit (GPU) circuit, a memory controller circuit, an application specific integrated circuit (ASIC) circuit, an application processor (AP) circuit, or a combination thereof. - The chip bumps 350 may be located between the remaining region R3 of the
package substrate 100 and thesemiconductor chip 300, e.g., the chip bumps 350 may be between thepackage substrate 100 and thesemiconductor chip 300 along the Z direction. The chip bumps 350 may be located between thesemiconductor chip 300 and the plurality of bump pads 124 a-1, respectively. The chip bumps 350 may include, e.g., a tin (Sn) or a tin (Sn) alloy. In some embodiments, thechip bump 350 may be formed of a solder ball. - The sealing
portion 400 may cover thepackage substrate 100, thepassive element 200, and thesemiconductor chip 300. The sealingportion 400 may include an epoxy resin. For example, the sealingportion 400 may include an epoxy mold compound (EMC). - The
flux layer 270 may be located on the passive element adjacent region R2. In some embodiments, theflux layer 270 may be further positioned on the passive element region R1. In some embodiments, theflux layer 270 may be formed of flux of solder paste. - Referring to
FIG. 1C , the passive element adjacent region R2 may include a first sub-region R2 a on the first side of thepassive element 200, a second sub-region R2 b on a second side opposite to the first side of thepassive element 200, a third sub-region R2 c on a third side of thepassive element 200, and a fourth sub-region R2 d of a fourth side opposite to the third side of thepassive element 200. In some embodiments, the passive element adjacent region R2 may further include a fifth sub-region R2 e in which the first sub-region R2 a intersects with the third sub-region R2 c, a sixth sub-region R2 f in which the first sub-region R2 a intersects with the fourth sub-region R2 d, a seventh sub-region R2 g in which the third sub-region R2 c intersects with the second sub-region R2 b, and an eighth sub-region R2 h in which the fourth sub-region R2 d intersects with the second sub-region R2 b. In some embodiments, e.g., each of, the width Wa of the first sub-region R2 a, the width Wb of the second sub-region R2 b, the width Wc of the third sub-region R2 c, and the width Wd of the fourth sub-region R2 d may be about 10 µm to about 500 µm. - In some embodiments, the roughness of the upper surface of the first sub-region R2 a to the fourth sub-region R2 d may be greater than the roughness of the upper surface of the remaining region R3. For example, referring to
FIG. 1B , the roughness of the upper surface, i.e., a surface facing thepassive element 200, of the first sub-region R2 a to the fourth sub-region R2 d may be greater than the roughness of the upper surface, i.e., a surface facing thesemiconductor chip 300, of the remaining region R3. - In this specification, roughness means average roughness (roughness average, Ra). In some embodiments, the roughness of the upper surface of the first sub-region R2 a to the fourth sub-region R2 d may be greater than the roughness of the upper surface of the remaining region R3 by about 80 nm or more. In some embodiments, the roughness of the upper surface of the fifth sub-region R2 e to the eighth sub-region R2 h may be greater than the roughness of the upper surface of the remaining region R3. In some embodiments, the roughness of the upper surface of the fifth sub-region R2 e to the eighth sub-region R2 h may be greater than the roughness of the upper surface of the remaining region R3 by about 80 nm or more.
- The greater the roughness of the surface through which the flux flows, the wider the flux may flow. Because the passive element adjacent region R2 has a rough surface, the
flux layer 270 may be formed wider on the passive element adjacent region R2. Accordingly, the concentration of the flux mixed in the sealingportion 400 may be reduced. Therefore, the possibility of delamination caused by combining the sealingportion 400 with theflux layer 270 may be reduced. On the other hand, by forming the remaining region R3 to be relatively flat, i.e., a lower surface roughness, the flow of theflux layer 270 to the remaining region R3 may be reduced. Therefore, theflux layer 270 may be prevented from contaminating the bump pads 124 a-1 located in the remaining region R3. - In some embodiments, the roughness of the upper surface of the passive element region R1 may be greater than the roughness of the upper surface of the remaining region R3. For example, the roughness of the upper surface of the passive element region R1 may be greater than the roughness of the upper surface of the remaining region R3 by about 80 nm or more.
-
FIG. 2 is a cross-sectional view showing asemiconductor package 1000 a according to an embodiment. Hereinafter, differences between thesemiconductor package 1000 shown inFIGS. 1A to 1C and thesemiconductor package 1000 a shown inFIG. 2 are described. - Referring to
FIG. 2 , the roughness of the upper surface of the passive element region R1 may be less than the roughness of the upper surface of the passive element adjacent region R2. For example, the roughness of the upper surface of the passive element region R1 may be less than the roughness of the upper surface of the first sub-region R2 a. For example, the roughness of the upper surface of the passive element region R1 may be less than the roughness of the upper surface of the passive element adjacent region R2 by about 80 nm or more. The roughness of the upper surface of the passive element region R1 may be less than the roughness of the upper surface of the second to fourth sub regions (refer to R2 b to R2 d, andFIG. 1C ). For example, the roughness of the upper surface of the passive element region R1 may be less than the roughness of the upper surface of the upper surface of the second to fourth sub regions R2 b to R2 d (refer toFIG. 1C ) by about 80 nm or more. -
FIG. 3 is a plan view showing asemiconductor package 1000 b according to an embodiment. Hereinafter, differences between thesemiconductor package 1000 shown inFIGS. 1A to 1C and thesemiconductor package 1000 b shown inFIG. 3 are described. - Referring to
FIG. 3 , the roughness of an upper surface of a first sub-region R2 a-1 may be less than the roughness of an upper surface of a second sub-region R2 b to a fourth sub-region R2 d. For example, the roughness of the upper surface of the first sub-region R2 a-1 may be less than the roughness of the upper surface of the second sub-region R2 b to the fourth sub-region R2 d by 80 nm or more. - In some embodiments, the roughness of upper surfaces of a fifth sub-region R2 e-1 and a sixth sub-region R2 f-1 may be less than roughness of the upper surfaces of a seventh sub-region R2 g and an eighth sub-region R2 h. For example, the roughness of the upper surface of the fifth sub-region R2 e-1 and the sixth sub-region R2 f-1 may be less than the roughness of the upper surface of the seventh sub-region R2 g and the eighth sub-region R2 h by 80 nm or more
- By forming the first sub-region R2 a-1, the fifth sub-region R2 e-1, and the sixth sub-region R2 f-1 to be relatively flat, the flow of the
flux layer 270 to the first side of thepassive element 200 may be reduced. Accordingly, theflux layer 270 may be prevented from contaminating the bump pad 124 a-1 (refer toFIG. 1A ) under thesemiconductor chip 300 positioned on the first side of thepassive element 200. -
FIG. 4 is a plan view showing asemiconductor package 1000 c according to an embodiment. Hereinafter, differences between thesemiconductor packages 1000 shown inFIGS. 1A to 1C and thesemiconductor package 1000 c shown inFIG. 4 are described. - Referring to
FIG. 4 , thesemiconductor package 1000 c may include thepackage substrate 100, a firstpassive element 201, a first passiveelement connecting member 251, afirst flux layer 271, a secondpassive element 202, a second passiveelement connecting member 252, asecond flux layer 272, and thesemiconductor chip 300. Thepackage substrate 100 may include a first passive element region R1 a, a first passive element adjacent region R2 adjacent to the first passive element region R1 a, a second passive element region R1 b positioned on the first side of the first passive element region R1 a, a second passive element adjacent region R4 adjacent to the second passive element region R1 b, and a remaining region R3. The firstpassive element 201 may be located on the first passive element region R1 a, and the secondpassive element 202 may be located on the second passive element region R1 b, and thesemiconductor chip 300 may be located on the remaining region R3. A plurality of first passiveelement connecting members 251 may connect the firstpassive element 201 to thepackage substrate 100, and a plurality of second passiveelement connecting members 252 may connect the secondpassive element 202 to thepackage substrate 100. Thefirst flux layer 271 may be located on the first passive element region R1 a and the first passive element adjacent region R2, and thesecond flux layer 272 may be located on the second passive element region R1 b and the second passive element adjacent region R4. - The first passive element adjacent region R2 may include a first sub-region R2 a-1 on a first side of the first
passive element 201, a second sub-region R2 b on a second side opposite to the first side of the firstpassive element 201, a third sub-region R2 c on a third side of the firstpassive element 201, and the fourth sub-region R2 d on a fourth side opposite to the third side of the firstpassive element 201. In some embodiments, the first passive element adjacent region R2 may further include a fifth sub-region R2 e-1 in which the first sub-region R2 a-1 intersects with the third sub-region R2 c, a sixth sub-region R2 f-1 in which the first sub-region R2 a-1 intersects with the fourth sub-region R2 d, a seventh sub-region R2 g in which the third sub-region R2 c intersects with the second sub-region R2 b, and an eighth sub-region R2 h in which the fourth sub-region R2 d intersects with the second sub-region R2 b. - The second
passive element 202 may be located on the first side of the firstpassive element 201, e.g., the secondpassive element 202 may be between the firstpassive element 201 and thesemiconductor chip 300 along the X direction. In this case, the roughness of the upper surface of the first sub-region R2 a-1 of the first passive element adjacent region R2 may be less than the roughness of the upper surfaces of the second sub-region R2 b to the fourth sub-region R2 d of the first passive element adjacent region R2. For example, the roughness of the upper surface of the first sub-region R2 a-1 of the first passive element adjacent region R2 may be less than that of the upper surface of the second sub-region R2 b to the fourth sub-region R2 d of the first passive element adjacent region R2 by 80 nm or more. - The roughness of the upper surfaces of the fifth sub-region R2 e-1 and the sixth sub-region R2 f-1 of the first passive element adjacent region R2 may be less than the roughness of the upper surfaces of the seventh sub-region R2 g and the eighth sub-region R2 h of the first passive element adjacent region R2. For example, the roughness of upper surfaces of the fifth sub-region R2 e-1 and the sixth sub-region R2 f-1 of the first passive element adjacent region R2 may be less than the roughness of upper surfaces of the seventh sub-region R2 g and the eighth sub-region R2 h of the first passive element adjacent region R2 by 80 nm or more.
- By forming the first sub-region R2 a-1, the fifth sub-region R2 e-1, and the sixth sub-region R2 f-1 of the first passive element adjacent region R2 relatively flat, the flow of the
first flux layer 271 to the first side of the firstpassive element 201 may be reduced. Accordingly, thefirst flux layer 271 may be prevented from meeting, e.g., contacting, thesecond flux layer 272. Therefore, it is possible to prevent an increase in the concentration of the flux mixed with the sealing portion 400 (refer toFIG. 1A ). Accordingly, it is possible to prevent delamination between the sealing portion 400 (refer toFIG. 1A ) and thepackage substrate 100. - The second passive element adjacent region R4 may include a first sub-region R4 a-1 on a first side of the second
passive element 202, a second sub-region R4 b-1 on a second side opposite to the first side of the secondpassive element 202, a third sub-region R4 c on a third side of the secondpassive element 202, and a fourth sub-region R4 d on a fourth side opposite to the third side of the secondpassive element 202. In some embodiments, the second passive element adjacent region R4 may further include a fifth sub-region R4 e-1 in which the first sub-region R4 a-1 intersects with the third sub-region R4 c, a sixth sub-region R4 f-1 in which the first sub-region R4 a-1 intersects with the fourth sub-region R4 d, a seventh sub-region R4 g-1 in which the third sub-region R4 c intersects with the second sub-region R4 b-1, and an eighth sub-region R4 h-1 in which the fourth sub-region R4 d intersects with the second sub-region R4 b-1. - The first
passive element 201 may be positioned on the second side of the secondpassive element 202, and thesemiconductor chip 300 may be positioned on the first side of the secondpassive element 202. In this case, the roughness of the upper surfaces of the first sub-region R4 a-1 and the second sub-region R4 b-1 of the second passive element adjacent region R4 may be less than the roughness of the upper surfaces of the third sub-region R4 c and the fourth sub-region R4 d of the second passive element adjacent region R4. For example, the roughness of upper surfaces of the first sub-region R4 a-1 and the second sub-region R4 b-1 of the second passive element adjacent region R4 may be less than the roughness of the upper surfaces of the third sub-region R4 c and the fourth sub-region R4 d of the second passive element adjacent region R4 by 80 nm or more. - The roughness of upper surfaces of the fifth sub-region R4 e-1 to the eighth sub-region R4 h-1 of the second passive element adjacent region R4 may be less than the roughness of the upper surfaces of the third sub-region R4 c and the fourth sub-region R4 d of the second passive element adjacent region R4. For example, the roughness of upper surfaces of the fifth sub-region R4 e-1 to the eighth sub-region R4 h-1 of the second passive element adjacent region R4 may less than the roughness of the upper surfaces of the third sub-region R4 c and the fourth sub-region R4 d of the second passive element adjacent region R4 by 80 nm or more.
- By forming the first sub-region R4 a-1, the fifth sub-region R4 e-1, and the sixth sub-region R4 f-1 of the second passive element adjacent region R4 to be relatively flat, the flow of the
second flux layer 272 to the first side of the secondpassive element 202 may be reduced. Accordingly, thesecond flux layer 272 may be prevented from contaminating the bump pad 124 a-1 (refer toFIG. 1A ) under thesemiconductor chip 300 positioned on the first side of the secondpassive element 202. - By forming the second sub-region R4 b-1, the seventh sub-region R4 g-1, and the eighth sub-region R4 h-1 of the second passive element adjacent region R4 to be relatively flat, the flow of the
second flux layer 272 to the second side of the secondpassive element 202 may be reduced. Accordingly, thesecond flux layer 272 may be prevented from meeting, e.g., contacting, thefirst flux layer 271. Therefore, an increase in the concentration of the flux mixed with the sealing portion 400 (refer toFIG. 1A ) may be prevented. Accordingly, it is possible to prevent delamination between the sealing portion 400 (refer toFIG. 1A ) and thepackage substrate 100. -
FIG. 5 is a plan view showing asemiconductor package 1000 d according to an embodiment. Hereinafter, differences between thesemiconductor package 1000 c shown inFIG. 4 and thesemiconductor package 1000 d shown inFIG. 5 are described. - Referring to
FIG. 5 , thesemiconductor chip 300 may be positioned on a third side of the firstpassive element 201, e.g., thesemiconductor chip 300 and the firstpassive element 201 may be adjacent to each other along the Y direction, and the secondpassive element 202 may be positioned on a first side of the firstpassive element 201, e.g., the first and secondpassive elements semiconductor chip 300 and the secondpassive element 202 may be positioned on adjacent (rather than opposite) sides of the firstpassive element 201. In this case, the roughness of upper surfaces of a first sub-region R2 a-1 and a third sub-region R2 c-1 of a first passive element adjacent region R2 may be less than the roughness of upper surfaces of a second sub-region R2 b and a fourth sub-region R2 d of the first passive element adjacent region R2. For example, the roughness of upper surfaces of the first sub-region R2 a-1 and the third sub-region R2 c-1 of the first passive element adjacent region R2 may be less than the roughness of upper surfaces of the second sub-region R2 b and the fourth sub-region R2 d of the first passive element adjacent region R2 by 80 nm or more. - In some embodiments, the roughness of upper surfaces of a fifth sub-region Re-1 to a seventh sub-region R2 g-1 of the first passive element adjacent region R2 may be less than the roughness of the upper surface of an eighth sub-region R2 h of the first passive element adjacent region R2. For example, the roughness of upper surfaces of the fifth sub-region Re-1 to the seventh sub-region R2 g-1 of the first passive element adjacent region R2 may be less than the roughness of the upper surface of the eighth sub-region R2 h of the first passive element adjacent region R2 by 80 nm or more.
- By forming the first sub-region R2 a-1, the fifth sub-region R2 e-1, and the sixth sub-region R2 f-1 of the first passive element adjacent region R2 relatively flat, the flow of the
first flux layer 271 to the first side of the firstpassive element 201 may be reduced. Accordingly, thefirst flux layer 271 may be prevented from meeting, e.g., contacting, thesecond flux layer 272. Therefore, an increase in the concentration of the flux mixed with the sealing portion 400 (refer toFIG. 1A ) may be prevented. Accordingly, it is possible to prevent delamination between the sealing portion 400 (refer toFIG. 1A ) and thepackage substrate 100. - By forming the third sub-region R2 c-1, the fifth sub-region R2 e-1, and the seventh sub-region R2 g-1 of the first passive element adjacent region R2 to be relatively flat, the
first flux layer 271 may be prevented from contaminating the bump pad 124 a-1 (refer toFIG. 1A ) under thesemiconductor chip 300 positioned on the third side of the firstpassive element 201. - The first
passive element 201 may be located on a second side of the secondpassive element 202. In this case, the roughness of the upper surface of the second sub-region R4 b-1 of the second passive element adjacent region R4 may be less than the roughness of upper surfaces of the first sub-region R4 a, the third sub-region R4 c, and the fourth sub-region R4 d. For example, the roughness of the upper surface of the second sub-region R4 b-1 of the second passive element adjacent region R4 may be less than the roughness of upper surfaces of the first sub-region R4 a, the third sub-region R4 c, and the fourth sub-region R4 d by about 80 nm or more. - In some embodiments, the roughness of upper surfaces of a seventh sub-region R4 g-1 and an eighth sub-region R4 h-1 of the second passive element adjacent region R4 may be less than the roughness of upper surfaces of a fifth sub-region R4 e and a sixth sub-region R4 f of the second passive element adjacent region R4. For example, the roughness of upper surfaces of the seventh sub-region R4 g-1 and the eighth sub-region R4 h-1 of the second passive element adjacent region R4 may be less than the roughness of upper surfaces of the fifth sub-region R4 e and the sixth sub-region R4 f of the second passive element adjacent region R4 by about 80 nm or more.
- By forming the second sub-region R4 b-1, the seventh sub-region R4 g-1, and the eighth sub-region R4 h-1 of the second passive element adjacent region R4 to be relatively flat, the flow of the
second flux layer 272 to the second side of the secondpassive element 202 may be reduced. Accordingly, thesecond flux layer 272 may be prevented from meeting, e.g., contacting, thefirst flux layer 271. Therefore, an increase in the concentration of the flux mixed with the sealing portion 400 (refer toFIG. 1A ) may be prevented. Accordingly, it is possible to prevent delamination between the sealing portion 400 (refer toFIG. 1A ) and thepackage substrate 100. -
FIG. 6 is a plan view showing asemiconductor package 1000 e according to an embodiment. Hereinafter, differences between thesemiconductor package 1000 shown inFIGS. 1A to 1C and thesemiconductor package 1000 e shown inFIG. 6 are described. - Referring to
FIG. 6 , thesemiconductor package 1000 e may include afirst semiconductor chip 301 and asecond semiconductor chip 302 on the remaining region R3 of the package substrate 100 (instead of thesingle semiconductor chip 300 illustrated inFIGS. 1A to 1C ). Thefirst semiconductor chip 301 may be located on a first side of apassive element 200, and thesecond semiconductor chip 302 may be located on a third side of thepassive element 200. - In this case, the roughness of upper surfaces of a first sub-region R2 a-1 and a third sub-region R2 c-1 of the first passive element adjacent region R2 may be less than the roughness of upper surfaces of a second sub-region R2 b and a fourth sub-region R2 d of the first passive element adjacent region R2. For example, the roughness of upper surfaces of the first sub-region R2 a-1 and the third sub-region R2 c-1 of the first passive element adjacent region R2 may be less than the roughness of upper surfaces of the second sub-region R2 b and the fourth sub-region R2 d of the first passive element adjacent region R2 by 80 nm or more.
- In some embodiments, the roughness of upper surfaces of a fifth sub-region R2 e-1 to a seventh sub-region R2 g-1 of the first passive element adjacent region R2 may be less than the roughness of the upper surface of an eighth sub-region R2 h of the first passive element adjacent region R2. For example, the roughness of the upper surfaces of the fifth sub-region R2 e-1 to the seventh sub-region R2 g-1 of the first passive element adjacent region R2 may be less than the roughness of the upper surface of the eighth sub-region R2 h of the first passive element adjacent region R2 by 80 nm or more.
- By forming the first sub-region R2 a-1, the fifth sub-region R2 e-1, and the sixth sub-region R2 f-1 of the first passive element adjacent region R2 relatively flat, the flow of the
first flux layer 271 to a first side of the firstpassive element 201 may be reduced. Accordingly, thefirst flux layer 271 may be prevented from contaminating the bump pad 124 a-1 (refer toFIG. 1A ) under thefirst semiconductor chip 301 positioned on the first side of the firstpassive element 201. - By forming the third sub-region R2 c-1, the fifth sub-region R2 e-1, and the seventh sub-region R2 g-1 of the first passive element adjacent region R2 to be relatively flat, the
first flux layer 271 may be prevented from contaminating the bump pad 124 a-1 (refer toFIG. 1A ) under thesecond semiconductor chip 302 positioned on a third side of the firstpassive element 201. -
FIG. 7 is a plan view showing asemiconductor package 1000 f according to an embodiment. Hereinafter, differences between thesemiconductor package 1000 d shown inFIG. 5 and thesemiconductor package 1000 f shown inFIG. 7 are described. - Referring to
FIG. 7 , thesemiconductor package 1000 f may further include a thirdpassive element 203, a third passiveelement connecting member 253 connecting the thirdpassive element 203 to thepackage substrate 100, and athird flux layer 273 adjacent to the thirdpassive element 203 on thepackage substrate 100. - The second
passive element 202 may be located on the first side of the firstpassive element 201, and the thirdpassive element 203 may be located on the third side of the firstpassive element 201. In this case, the roughness of the upper surfaces of a first sub-region R2 a-1 and a third sub-region R2 c-1 of the first passive element adjacent region R2 may be less than the roughness of upper surfaces of a second sub-region R2 b and a fourth sub-region R2 d of the first passive element adjacent region R2. For example, the roughness of upper surfaces of the first sub-region R2 a-1 and the third sub-region R2 c-1 of the first passive element adjacent region R2 may be less than the roughness of upper surfaces of the second sub-region R2 b and the fourth sub-region R2 d of the first passive element adjacent region R2 by 80 nm or more. - In some embodiments, the roughness of upper surfaces of a fifth sub-region Re-1 to a seventh sub-region R2 g-1 of the first passive element adjacent region R2 may be less than the roughness of the upper surface of an eighth sub-region R2 h of the first passive element adjacent region R2. For example, the roughness of upper surfaces of the fifth sub-region Re-1 to the seventh sub-region R2 g-1 of the first passive element adjacent region R2 may be less than the roughness of the upper surface of the eighth sub-region R2 h of the first passive element adjacent region R2 by 80 nm or more.
- By forming the first sub-region R2 a-1, the fifth sub-region R2 e-1, and the sixth sub-region R2 f-1 of the first passive element adjacent region R2 relatively flat, the flow of the
first flux layer 271 to the first side of the firstpassive element 201, e.g., along the X direction, may be reduced. Accordingly, thefirst flux layer 271 may be prevented from meeting, e.g., contacting, thesecond flux layer 272. Therefore, an increase in the concentration of the flux mixed with the sealing portion 400 (refer toFIG. 1A ) may be prevented. Accordingly, it is possible to prevent delamination between the sealing portion 400 (refer toFIG. 1A ) and thepackage substrate 100. - By forming the third sub-region R2 c-1, the fifth sub-region R2 e-1, and the seventh sub-region R2 g-1 of the first passive element adjacent region R2 to be relatively flat, the flow of the
first flux layer 271 to the third side of the firstpassive element 201, e.g., along the Y direction, may be reduced. Accordingly, thefirst flux layer 271 may be prevented from meeting, e.g., contacting, thethird flux layer 273. Therefore, an increase in the concentration of the flux mixed with the sealing portion 400 (refer toFIG. 1A ) may be prevented. Accordingly, it is possible to prevent delamination between the sealing portion 400 (refer toFIG. 1A ) and thepackage substrate 100. -
FIG. 8 is a plan view showing asemiconductor package 1000 g according to an embodiment. Hereinafter, differences between thesemiconductor package 1000 c shown inFIG. 4 and thesemiconductor package 1000 g shown inFIG. 8 are described. - Referring to
FIG. 8 , the secondpassive element 202 may be positioned on the second side of the firstpassive element 201, and thesemiconductor chip 300 may be positioned on the first side of the firstpassive element 201. In this case, the roughness of upper surfaces of a first sub-region R2 a-1 and a second sub-region R2 b-1 of a first passive element adjacent region R2 may be less than the roughness of upper surfaces of a third sub-region R2 c and a fourth sub-region R2 d of the first passive element adjacent region R2. For example, the roughness of upper surfaces of the first sub-region R2 a-1 and the second sub-region R2 b-1 of the first passive element adjacent region R2 may be less than the roughness of upper surfaces of the third sub-region R2 c and the fourth sub-region R2 d of the first passive element adjacent region R2 by 80 nm or more. - The roughness of upper surfaces of a fifth sub-region R2 e-1 to an eighth sub-region R2 h-1 of the first passive element adjacent region R2 may be less than the roughness of upper surfaces of a third sub-region R2 c and a fourth sub-region R2 d of the first passive element adjacent region R2. For example, the roughness of upper surfaces of the fifth sub-region R2 e-1 to the eighth sub-region R2 h-1 of the first passive element adjacent region R2 may be less than the roughness of upper surfaces of the third sub-region R2 c and the fourth sub-region R2 d of the first passive element adjacent region R2 by 80 nm or more.
- By forming the first sub-region R2 a-1, the fifth sub-region R2 e-1, and the sixth sub-region R2 f-1 of the first passive element adjacent region R2 relatively flat, the flow of the
first flux layer 271 to the first side of the firstpassive element 201 may be reduced. Accordingly, thefirst flux layer 271 may be prevented from contaminating the bump pad 124 a-1 (refer toFIG. 1A ) under thesemiconductor chip 300 positioned on the first side of the firstpassive element 201. - By forming the second sub-region R2 b-1, the seventh sub-region R2 g-1, and the eighth sub-region R2 h-1 of the first passive element adjacent region R2 to be relatively flat, the flow of the
first flux layer 271 to the second side of the firstpassive element 201 may be reduced. Accordingly, thefirst flux layer 271 may be prevented from meeting, e.g., contacting, thesecond flux layer 272. Therefore, an increase in the concentration of the flux mixed with the sealing portion may be prevented (see 400,FIG. 1A ). Therefore, an increase in the concentration of the flux mixed with the sealing portion 400 (refer toFIG. 1A ) may be prevented. -
FIG. 9 is a plan view showing asemiconductor package 1000 h according to an embodiment. Hereinafter, differences between thesemiconductor package 1000 g shown inFIG. 8 and thesemiconductor package 1000 h shown inFIG. 9 are described. - Referring to
FIG. 9 , thesemiconductor package 1000 h may include thepassive element 200, thefirst semiconductor chip 301, and thesecond semiconductor chip 302, instead of the firstpassive element 201, the secondpassive element 202, and thesemiconductor chip 300. Thefirst semiconductor chip 301 may be located on a second side of thepassive element 200, and thesecond semiconductor chip 302 may be located on a first side of thepassive element 200. In other words, thepassive element 200 may be between the first andsecond semiconductor chips - By forming a first sub-region R2 a-1, a fifth sub-region R2 e-1, and a sixth sub-region R2 f-1 of a passive element adjacent region R2 relatively flat, the flow of the
flux layer 270 to the first side of thepassive element 200 may be reduced. Accordingly, theflux layer 270 may be prevented from contaminating the bump pad 124 a-1 (refer toFIG. 1A ) under thesecond semiconductor chip 302 positioned on the first side of thepassive element 200. - By forming a second sub-region R2 b-1, a seventh sub-region R2 g-1, and an eighth sub-region R2 h-1 of the passive element adjacent region R2 to be relatively flat, the flow of the
flux layer 270 to the second side of thepassive element 200 may be reduced. Accordingly, theflux layer 270 may be prevented from contaminating the bump pad 124 a-1 (refer toFIG. 1A ) under thefirst semiconductor chip 301 positioned on the second side of thepassive element 200. -
FIG. 10 is a plan view showing a semiconductor package 1000 i according to an embodiment. Hereinafter, differences between thesemiconductor package 1000 g shown inFIG. 8 and the semiconductor package 1000 i shown inFIG. 10 are described. - Referring to
FIG. 10 , the semiconductor package 1000 i may further include the thirdpassive element 203 on thepackage substrate 100, the third passiveelement connecting member 253 connecting the thirdpassive element 203 to thepackage substrate 100, and thethird flux layer 273 adjacent to the thirdpassive element 203 on thepackage substrate 100. The secondpassive element 202 may be positioned on the second side of the firstpassive element 201, and the thirdpassive element 203 may be positioned on the first side of the firstpassive element 201. - By forming a first sub-region R2 a-1, the fifth sub-region R2 e-1, and a sixth sub-region R2 f-1 of the first passive element adjacent region R2 relatively flat, the flow of the
first flux layer 271 to the first side of the firstpassive element 201 may be reduced. Accordingly, thefirst flux layer 271 may be prevented from meeting, e.g., contacting, thethird flux layer 273. Therefore, an increase in the concentration of the flux mixed with the sealing portion 400 (refer toFIG. 1A ) may be prevented. Accordingly, it is possible to prevent delamination between the sealing portion 400 (refer toFIG. 1A ) and thepackage substrate 100. - By forming a second sub-region R2 b-1, a seventh sub-region R2 g-1, and an eighth sub-region R2 h-1 of the first passive element adjacent region R2 to be relatively flat, the flow of the
first flux layer 271 to the second side of the firstpassive element 201 may be reduced. Accordingly, thefirst flux layer 271 may be prevented from meeting, e.g., contacting, thesecond flux layer 272. Therefore, an increase in the concentration of the flux mixed with the sealing portion 400 (refer toFIG. 1A ) may be prevented. Accordingly, it is possible to prevent delamination between the sealing portion 400 (refer toFIG. 1A ) and thepackage substrate 100. -
FIG. 11 is a plan view showing a semiconductor package 1000 j according to an embodiment. Hereinafter, differences between thesemiconductor package 1000 shown inFIGS. 1A to 1C and the semiconductor package 1000 j shown inFIG. 11 are described. - Referring to
FIG. 11 , the semiconductor package 1000 j may include thefirst semiconductor chip 301, thesecond semiconductor chip 302, and a third semiconductor chip 303 (instead of thesingle semiconductor chip 300 inFIGS. 1A-1C ). Thefirst semiconductor chip 301 may be located on the second side of apassive element 200, thesecond semiconductor chip 302 may be located on the first side of thepassive element 200, and thethird semiconductor chip 303 may be located on the third side of thepassive element 200. - In this case, the roughness of top surfaces of a first sub-region R2 a-1 to a third sub-region R2 c-1 of the passive element adjacent region R2 may be less than the roughness of the upper surface of a fourth sub-region R2 d of the passive element adjacent region R2. For example, the roughness of upper surfaces of the first sub-region R2 a-1 to the third sub-region R2 c-1 of the passive element adjacent region R2 may be less than the roughness of the upper surface of the fourth sub-region R2 d of the passive element adjacent region R2 by about 80 nm or more.
- The roughness of the upper surfaces of a fifth sub-region R2 e-1 to an eighth sub-region R2 h-1 of the passive element adjacent region R2 may be less than the roughness of the upper surface of a fourth sub-region R2 d of the passive element adjacent region R2. For example, the roughness of the upper surfaces of the fifth sub-region R2 e-1 to the eighth sub-region R2 h-1 of the passive element adjacent region R2 may be less than the roughness of the upper surface of the fourth sub-region R2 d of the passive element adjacent region R2 by about 80 nm or more.
- By forming the first sub-region R2 a-1, the fifth sub-region R2 e-1, and the sixth sub-region R2 f-1 of the passive element adjacent region R2 relatively flat, the flow of the
flux layer 270 to the first side of thepassive element 200 may be reduced. Therefore, theflux layer 270 may be prevented from contaminating the bump pad 124 a-1 (refer toFIG. 1A ) under thesecond semiconductor chip 302 positioned on the first side of thepassive element 200. - By forming the second sub-region R2 b-1, the seventh sub-region R2 g-1, and the eighth sub-region R2 h-1 of the passive element adjacent region R2 to be relatively flat, the flow of the
flux layer 270 to the second side of thepassive element 200 may be reduced. Accordingly, theflux layer 270 may be prevented from contaminating the bump pad 124 a-1 (refer toFIG. 1A ) under thefirst semiconductor chip 301 positioned on the second side of thepassive element 200. - By forming the third sub-region R2 c-1, the fifth sub-region R2 e-1, and the seventh sub-region R2 g-1 of the passive element adjacent region R2 to be relatively flat, the flow of the
flux layer 270 to the third side of thepassive element 200 may be reduced. Accordingly, theflux layer 270 may be prevented from contaminating the bump pad 124 a-1 (refer toFIG. 1A ) under thethird semiconductor chip 303 positioned on the third side of thepassive element 200. -
FIG. 12 is a plan view showing asemiconductor package 1000 k according to an embodiment. Hereinafter, differences between the semiconductor package 1000 j shown inFIG. 11 and thesemiconductor package 1000 k shown inFIG. 12 are described. - Referring to
FIG. 12 , thesemiconductor package 1000 k may include the firstpassive element 201 and the secondpassive element 202 on the package substrate 100 (instead of the singlepassive element 200 and thethird semiconductor chip 303 inFIG. 11 ). Thesemiconductor package 1000 k may further include the second passiveelement connecting member 252 that connects the secondpassive element 202 to thepackage substrate 100 and thesecond flux layer 272 adjacent the secondpassive element 202 on thepackage substrate 100. - By forming a first sub-region R2 a-1, a fifth sub-region R2 e-1, and a sixth sub-region R2 f-1 of a first passive element adjacent region R2 relatively flat, the flow of a
first flux layer 271 to a first side of the firstpassive element 201 may be reduced. Accordingly, thefirst flux layer 271 may be prevented from contaminating the bump pads 124 a-1 (refer toFIG. 1A ) under thesecond semiconductor chip 302 positioned on the first side of the firstpassive element 201. - By forming a second sub-region R2 b-1, a seventh sub-region R2 g-1, and an eighth sub-region R2 h-1 of the first passive element adjacent region R2 to be relatively flat, the flow of the
first flux layer 271 to a second side of the firstpassive element 201 may be reduced. Accordingly, thefirst flux layer 271 may be prevented from contaminating the bump pad 124 a-1 (refer toFIG. 1A ) under thefirst semiconductor chip 301 positioned on the second side of the firstpassive element 201. - By forming a third sub-region R2 c-1, the fifth sub-region R2 e-1, and a seventh sub-region R2 g-1 of the first passive element adjacent region R2 to be relatively flat, the flow of the
first flux layer 271 to the third side of the firstpassive element 201 may be reduced. Accordingly, thefirst flux layer 271 may be prevented from meeting thesecond flux layer 272. Therefore, an increase in the concentration of the flux mixed with the sealing portion 400 (refer toFIG. 1A ) may be prevented. Accordingly, it is possible to prevent delamination between the sealing portion 400 (refer toFIG. 1A ) and thepackage substrate 100. -
FIG. 13 is a plan view showing a semiconductor package 1000 l according to an embodiment. Hereinafter, differences between thesemiconductor package 1000 k shown inFIG. 12 and the semiconductor package 1000 l shown inFIG. 13 are described. - Referring to
FIG. 13 , the semiconductor package 1000 l may include the thirdpassive element 203 and a single semiconductor chip 300 (instead of thefirst semiconductor chip 301 and thesecond semiconductor chip 302 inFIG. 12 ). The semiconductor package 1000 l may further include the third passiveelement connecting member 253 connecting the thirdpassive element 203 to thepackage substrate 100 and thethird flux layer 273 adjacent to the thirdpassive element 203 on thepackage substrate 100. The secondpassive element 202 may be located on the second side of the firstpassive element 201, the thirdpassive element 203 may be located on the first side of the firstpassive element 201, and thesemiconductor chip 300 may be located on a third side of the firstpassive element 201. - By forming a first sub-region R2 a-1, a fifth sub-region R2 e-1, and a sixth sub-region R2 f-1 of the first passive element adjacent region R2 relatively flat, the flow of the
first flux layer 271 to the first side of the firstpassive element 201 may be reduced. Accordingly, thefirst flux layer 271 may be prevented from meeting thethird flux layer 273. Therefore, an increase in the concentration of the flux mixed with the sealing portion 400 (refer toFIG. 1A ) may be prevented. Accordingly, it is possible to prevent delamination between the sealing portion 400 (refer toFIG. 1A ) and thepackage substrate 100. - By forming a second sub-region R2 b-1, a seventh sub-region R2 g-1, and an eighth sub-region R2 h-1 of the first passive element adjacent region R2 to be relatively flat, the flow of the
first flux layer 271 to the second side of the firstpassive element 201 may be reduced. Accordingly, thefirst flux layer 271 may be prevented from meeting thesecond flux layer 272. Therefore, an increase in the concentration of the flux mixed with the sealing portion 400 (refer toFIG. 1A ) may be prevented. Accordingly, it is possible to prevent delamination between the sealing portion 400 (refer toFIG. 1A ) and thepackage substrate 100. - By forming a third sub-region R2 c-1, a fifth sub-region R2 e-1, and a seventh sub-region R2 g-1 of the first passive element adjacent region R2 to be relatively flat, the flow of the
first flux layer 271 to the third side of the firstpassive element 201 may be reduced. Accordingly, thefirst flux layer 271 may be prevented from contaminating the bump pad 124 a-1 (refer toFIG. 1A ) under thesemiconductor chip 300 positioned on the third side of the firstpassive element 201. -
FIG. 14 is a plan view showing asemiconductor package 1000 m according to an embodiment. Hereinafter, differences between the semiconductor package 1000 l shown inFIG. 13 and thesemiconductor package 1000 m shown inFIG. 14 are described. - Referring to
FIG. 14 , thesemiconductor package 1000 m may further include a fourthpassive element 204 on thepackage substrate 100, a fourth passiveelement connecting member 254 connecting the fourthpassive element 204 to thepackage substrate 100, and a fourth flux layer 274 adjacent to the fourthpassive element 204 on thepackage substrate 100. The secondpassive element 202 may be located on the second side of the firstpassive element 201, the thirdpassive element 203 may be located on the first side of the firstpassive element 201, and the fourthpassive element 204 may be located on the third side of the secondpassive element 202. - By forming a first sub-region R2 a-1, a fifth sub-region R2 e-1, and a sixth sub-region R2 f-1 of the first passive element adjacent region R2 relatively flat, the flow of the
first flux layer 271 to the first side of the firstpassive element 201 may be reduced. Accordingly, thefirst flux layer 271 may be prevented from meeting thethird flux layer 273. Therefore, an increase in the concentration of the flux mixed with the sealing portion 400 (refer toFIG. 1A ) may be prevented. Accordingly, it is possible to prevent delamination between the sealing portion 400 (refer toFIG. 1A ) and thepackage substrate 100. - By forming a second sub-region R2 b-1, a seventh sub-region R2 g-1, and an eighth sub-region R2 h-1 of the first passive element adjacent region R2 to be relatively flat, the flow of the
first flux layer 271 to the second side of the firstpassive element 201 may be reduced. Accordingly, thefirst flux layer 271 may be prevented from meeting thesecond flux layer 272. Therefore, an increase in the concentration of the flux mixed with the sealing portion 400 (refer toFIG. 1A ) may be prevented. Accordingly, it is possible to prevent delamination between the sealing portion 400 (refer toFIG. 1A ) and thepackage substrate 100. - By forming a third sub-region R2 c-1, a fifth sub-region R2 e-1, and a seventh sub-region R2 g-1 of the first passive element adjacent region R2 to be relatively flat, the flow of the
first flux layer 271 to a third side of the firstpassive element 201 may be reduced. Accordingly, thefirst flux layer 271 may be prevented from meeting the fourth flux layer 274. Therefore, an increase in the concentration of the flux mixed with the sealing portion 400 (refer toFIG. 1A ) may be prevented. Accordingly, it is possible to prevent delamination between the sealing portion 400 (refer toFIG. 1A ) and thepackage substrate 100. -
FIG. 15 is a cross-sectional view illustrating asemiconductor package 1000 n according to an embodiment. Hereinafter, differences between thesemiconductor packages 1000 shown inFIGS. 1A to 1C and thesemiconductor package 1000 n shown inFIG. 15 are described. - Referring to
FIG. 15 , thesemiconductor package 1000 n may include awire 370 instead of thechip bump 350. Also, thepackage substrate 100 may include a wire pad 124 a-3 instead of the bump pad 124 a-1. Thewire 370 may connect thesemiconductor chip 300 to the wire pad 124 a-3 of thepackage substrate 100. - By forming the remaining region R3 to be relatively flat, the flow of a
flux layer 270 onto the remaining region R3 may be reduced. Accordingly, theflux layer 270 may be prevented from contaminating the wire pads 124 a-3. -
FIG. 16 is a cross-sectional view illustrating a semiconductor package 1000 o according to an embodiment; Hereinafter, differences between thesemiconductor package 1000 k shown inFIG. 1A to 12 and the semiconductor package 1000 o shown inFIG. 16 are described. - Referring to
FIG. 16 , theflux layer 270 may not be present on the passive element region R1 and the passive element adjacent region R2. For example, after thepassive element 200 is mounted on thepackage substrate 100, theflux layer 270 may be removed. For example, when theflux layer 270 includes an aqueous flux, theflux layer 270 may be removed using water. -
FIG. 17 is a cross-sectional view illustrating a semiconductor package 1000 p according to an embodiment. Hereinafter, differences between thesemiconductor package 1000 shown inFIGS. 1A to 1C and the semiconductor package 1000 p shown inFIG. 17 are described. - Referring to
FIG. 17 , the semiconductor package 1000 p may further include a chip flux layer 370-1. When thesemiconductor chip 300 is mounted on thepackage substrate 100, the chip flux layer 370-1 around thechip bump 350 is generally used. After thesemiconductor chip 300 is mounted on thepackage substrate 100, the chip flux layer 370-1 may be removed. For example, when the chip flux layer 370-1 includes an aqueous flux, the chip flux layer 370-1 may be removed using water. However, in another embodiment, as shown inFIG. 17 , the chip plus layer 370-1 may remain without being removed. -
FIG. 18 is a cross-sectional view illustrating a semiconductor package 1000 q according to an embodiment. Hereinafter, differences between thesemiconductor package 1000 shown inFIGS. 1A to 1C and the semiconductor package 1000 q shown inFIG. 18 are described. - Referring to
FIG. 18 , the semiconductor package 1000 q may include thefirst semiconductor chip 301 and thesecond semiconductor chip 302 on thepackage substrate 100 instead of thesemiconductor chip 300. In some embodiments, thefirst semiconductor chip 301 may be a memory controller chip, and thesecond semiconductor chip 302 may be a memory chip, e.g., a flash memory chip. Thefirst semiconductor chip 301 may be connected to the bump pads 124 a-1 of thepackage substrate 100 using the chip bumps 350. Thepackage substrate 100 may further include the wire pads 124 a-3 on the fifth insulatinglayer 121 e. The semiconductor package 1000 q may further include thewire 370 connecting thesecond semiconductor chip 302 to the wire pad 124 a-3 of thepackage substrate 100. - Although
FIG. 18 illustrates that the semiconductor package 1000 q includes two semiconductor chips, e.g., thefirst semiconductor chip 301 and thesecond semiconductor chip 302, the number of semiconductor chips included in the semiconductor package 1000 q is not limited to two. For example, the semiconductor package 1000 q may include a plurality of second semiconductor chips 302. The plurality ofsecond semiconductor chips 302 may be a plurality of flash memory chips. The plurality ofsecond semiconductor chips 302 may be stacked on thepackage substrate 100. Additionally, or alternatively, the semiconductor package 1000 q may further include a third semiconductor chip, e.g., a DRAM chip, located on, e.g., thepackage substrate 100, thefirst semiconductor chip 301, or thesecond semiconductor chip 302. - By forming the
first semiconductor chip 301 and thesecond semiconductor chip 302 on the remaining region R3 having a relatively flat upper surface, theflux layer 270 may be prevented from contaminating the bump pad 124 a-1 and the wire pad 124 a-3. Further, a flux layer used to mount thefirst semiconductor chip 301 on thepackage substrate 100 may be prevented from contaminating the wire pads 124 a-3. -
FIG. 19 is a cross-sectional view illustrating asemiconductor package 1000 r according to an embodiment. Hereinafter, differences between the semiconductor package 1000 q shown inFIG. 18 and thesemiconductor package 1000 r shown inFIG. 19 are described. - Referring to
FIG. 19 , thesecond semiconductor chip 302 may be stacked on thefirst semiconductor chip 301. AlthoughFIG. 19 illustrates that thesemiconductor package 1000 r includes two semiconductor chips, e.g., thefirst semiconductor chip 301 and thesecond semiconductor chip 302, the number of semiconductor chips included in thesemiconductor package 1000 r is not limited to two. For example, thesemiconductor package 1000 r may include a plurality of second semiconductor chips 302. The plurality ofsecond semiconductor chips 302 may be a plurality of flash memory chips. The plurality ofsecond semiconductor chips 302 may be stacked on thefirst semiconductor chip 301. Additionally, or alternatively, the semiconductor package 1000 q may further include a third semiconductor chip, e.g., a DRAM chip, positioned between thefirst semiconductor chip 301 and thesecond semiconductor chip 302 or on thesecond semiconductor chip 302. -
FIG. 20A is a cross-sectional view illustrating asemiconductor package 1000 s according to an embodiment.FIG. 20B is an enlarged view of region B2 ofFIG. 20A . Hereinafter, differences between thesemiconductor package 1000 n shown inFIG. 15 and thesemiconductor package 1000 s shown inFIGS. 20A and 20B are described. - Referring to
FIGS. 20A and 20B , thesemiconductor package 1000 s may include a wire pad adjacent region R-1 adjacent to the wire pad 124 a-3 and a remaining region R-2. Thesemiconductor chip 300 may be located on the remaining region R-2. The roughness of the upper surface of the wire pad adjacent region R-1 may be less than the roughness of the upper surface of the remaining region R-2. Accordingly, theflux layer 270 may be prevented from flowing into the wire pad adjacent region R-1 and contaminating the wire pad 124 a-3. -
FIG. 21 is a flowchart illustrating amethod 2000 of manufacturing a semiconductor package according to an embodiment. - Referring to
FIGS. 21 and 1A to 1C , thepackage substrate 100 may be roughened in operation S2100. Through the operation S2100, the roughness of the upper surface of at least one of the first sub-regions R2 a to R2 d may be greater than the roughness of the upper surface of a remaining region R3. - For example, a mask may be arranged on a region of the
package substrate 100 that should be relatively flat, and the region of thepackage substrate 100 that should be relatively rough may be etched. For etching, dry etching, wet etching, or a combination thereof may be used. For example, plasma etching may be used. For example, a mask may be arranged on the remaining region R3, and the passive element region R1 and the passive element adjacent region R2 may be etched. The etched passive element region R1 and passive element adjacent region R2 may be relatively rough, and a non-etched remaining region R3 may be relatively flat. Alternatively, a mask may be arranged on the remaining region R3 and the passive element region R1, and the passive element adjacent region R2 may be etched. As shown inFIG. 2 , the etched passive adjacent region R2 may be relatively rough, and the non-etched remaining region R3 and passive element region R1 may be relatively flat. Alternatively, referring toFIGS. 20A and 20B , a mask may be arranged on the wire pad adjacent region R-1, and the remaining region R-2 may be etched. The etched remaining region R-2 may be relatively rough, and a non-etched wire pad adjacent region R-1 may be relatively flat. - Additionally, a mask may be arranged on a region of the
package substrate 100 that should be relatively rough, and the region of thepackage substrate 100 that should be relatively flat may be further etched. However, by adjusting the etching conditions, e.g., time, concentration, power, flow rate, pressure, temperature, etc., the etching may be performed weaker than the first etching. For example, a mask may be arranged on the passive element region R1 and the passive element region R2, and the remaining region R3 may be lightly etched. Alternatively, a mask may be arranged on the passive element region R2, and the passive element region R1 and the remaining region R3 may be lightly etched. Alternatively, a mask may be arranged on the remaining region R-2, and the wire pad adjacent region R-1 may be lightly etched. - Next, the
passive element 200 may be mounted on the passive element region R1 of thepackage substrate 100 in operation S2200. A solder paste may be used to mount thepassive element 200 on the passive element region R1 of thepackage substrate 100. The passiveelement connecting member 250 and theflux layer 270 may be formed of the solder paste. Theflux layer 270 may not be removed as shown inFIG. 1A or may be removed as shown inFIG. 16 . - Next, the
semiconductor chip 300 is mounted on the remaining region R3 of thepackage substrate 100 in operation S2300. Solder balls and flux may be used to mount thesemiconductor chip 300 on the remaining region R3 of thepackage substrate 100. Thechip bump 350 may be formed of the solder ball. The flux may be removed as shown inFIG. 1A , or may not be removed as shown inFIG. 17 . As shown inFIG. 15 , alternatively, thesemiconductor chip 300 may be connected to the remaining region R3 of thepackage substrate 100 using thewire 370. - Next, the sealing
portion 400 covering thepackage substrate 100, thepassive element 200, and thesemiconductor chip 300 may be formed in operation S2400. Finally, theexternal connection terminal 500 may be attached by attaching a solder ball to the lower surface of thepackage substrate 100 in operation S2500. - By way of summation and review, when a flux layer on a package substrate is mixed with a sealing portion, delamination may occur between the package substrate and the sealing portion. In addition, the flux layer may contaminate a bump pad of the package substrate and a chip bump or a wire pad of the package substrate.
- In contrast, embodiments provide a semiconductor package for preventing delamination between a package substrate and a sealing portion and preventing contamination of a bump pad or a wire pad by a flux layer. That is, the roughness of the upper surface of the region adjacent to the passive element may be greater than the roughness of the upper surface of the remaining regions, thereby allowing the flux layer to spread more widely over the relatively rough surface. Accordingly, the concentration of the flux layer mixed in the sealing portion can be reduced and delamination between the package substrate and the sealing portion may be minimized. Also, because the upper surface of the remaining region is relatively flat, it may be difficult for the flux layer to flow into the remaining region, thereby preventing the flux layer from contaminating the bump pad or the wire pad.
- Example embodiments have been disclosed herein, and although specific terms are employed, they are used and are to be interpreted in a generic and descriptive sense only and not for purpose of limitation. In some instances, as would be apparent to one of ordinary skill in the art as of the filing of the present application, features, characteristics, and/or elements described in connection with a particular embodiment may be used singly or in combination with features, characteristics, and/or elements described in connection with other embodiments unless otherwise specifically indicated. Accordingly, it will be understood by those of skill in the art that various changes in form and details may be made without departing from the spirit and scope of the present invention as set forth in the following claims.
Claims (20)
1. A semiconductor package, comprising:
a package substrate including a passive element region, a peripheral region adjacent to the passive element region, and a remaining region;
a first passive element on an upper surface of the passive element region;
a first semiconductor chip on an upper surface of the remaining region; and
a sealing portion covering the package substrate, the first passive element, and the first semiconductor chip,
wherein the peripheral region includes a first sub-region on a first side of the first passive element, a second sub-region on a second side opposite the first side of the first passive element, a third sub-region on a third side of the first passive element, and a fourth sub-region on a fourth side opposite the third side of the first passive element, and
wherein a roughness of an upper surface of at least one of the first sub-region to the fourth sub-region is greater than a roughness of the upper surface of the remaining region.
2. The semiconductor package as claimed in claim 1 , wherein the roughness of the upper surface of the passive element region is greater than the roughness of the upper surface of the remaining region.
3. The semiconductor package as claimed in claim 1 , wherein the roughness of the upper surface of the passive element region is less than the roughness of the upper surface of the at least one of the first sub-region to the fourth sub-region.
4. The semiconductor package as claimed in claim 1 , wherein the roughness of the upper surface of the first sub-region is less than the roughness of the upper surface of each of the second sub-region to the fourth sub-region.
5. The semiconductor package as claimed in claim 4 , wherein the first semiconductor chip is positioned on the first side of the first passive element.
6. The semiconductor package as claimed in claim 4 , further comprising a second passive element positioned on the first side of the first passive element.
7. The semiconductor package as claimed in claim 1 , wherein the roughness of the upper surface of each of the first sub-region and the third sub-region are less than the roughness of the upper surface of each of the second sub-region and the fourth sub-region.
8. The semiconductor package as claimed in claim 7 , wherein:
the first semiconductor chip is positioned on one of the first side and the third side of the first passive element, and
a second passive element or a second semiconductor chip is positioned on the other of the first side and the third side of the first passive element.
9. The semiconductor package as claimed in claim 7 , further comprising a second passive element and a third passive element respectively positioned on the first side and the third side of the first passive element.
10. The semiconductor package as claimed in claim 1 , wherein the roughness of the upper surface of each of the first sub-region and the second sub-region is less than the roughness of the upper surface of each of the third sub-region and the fourth sub-region.
11. The semiconductor package as claimed in claim 10 , wherein:
the first semiconductor chip is positioned on one of the first side and the second side of the first passive element, and
a second passive element or a second semiconductor chip is positioned on the other one of the first side and the second side of the first passive element.
12. The semiconductor package as claimed in claim 10 , further comprising a second passive element and a third passive element respectively positioned on the first side and the second side of the first passive element.
13. The semiconductor package as claimed in claim 1 , wherein the roughness of the upper surface of each of the first sub-region, the second sub-region, and the third sub-region is less than the roughness of the upper surface of the fourth sub-region.
14. The semiconductor package as claimed in claim 13 , wherein the first semiconductor chip is on one of the first side, the second side, and the third side of the first passive element.
15. The semiconductor package as claimed in claim 14 , further comprising:
a second semiconductor chip and a third semiconductor chip respectively positioned on the other two sides of the first side, the second side, and the third side of the first passive element,
a second semiconductor chip and a second passive element respectively positioned on the other two sides of the first side, the second side, and the third side of the first passive element, or
a second passive element and a third passive element respectively positioned on the other two sides of the first side, the second side, and the third side of the first passive element.
16. The semiconductor package as claimed in claim 13 , wherein a second passive element, a third passive element, and a fourth passive element are respectively positioned on the first side, the second side, and the third side of the first passive element.
17. A semiconductor package, comprising:
a package substrate including a wire pad, a peripheral region adjacent to the wire pad, and a remaining region;
a passive element on an upper surface of the remaining region;
a semiconductor chip on the upper surface of the remaining region;
a wire electrically connecting the semiconductor chip to the wire pad; and
a sealing portion covering the package substrate, the passive element, the semiconductor chip, and the wire,
wherein a roughness of an upper surface of the peripheral region is less than a roughness of the upper surface of the remaining region.
18. A semiconductor package, comprising:
a package substrate including a passive element region, a peripheral region adjacent to the passive element region, and a remaining region;
a plurality of external connection terminals on a lower surface of the package substrate;
a passive element on an upper surface of the passive element region;
a memory controller chip on an upper surface of the remaining region;
a chip bump connecting the memory controller chip to the package substrate;
a memory chip on the memory controller chip or the remaining region;
a wire connecting the memory chip to the package substrate; and
a sealing portion covering the package substrate, the passive element, the memory controller chip, the chip bump, the memory chip, and the wire,
wherein the peripheral region includes a first sub-region on a first side of the passive element, a second sub-region on a second side opposite the first side of the passive element, a third sub-region on a third side of the passive element, and a fourth sub-region on a fourth side opposite the third side of the passive element, and
wherein a roughness of an upper surface of at least one of the first sub-region to the fourth sub-region is greater than a roughness of the upper surface of the remaining region.
19. The semiconductor package as claimed in claim 18 , wherein a width of the at least one of the first sub-region to the fourth sub-region along a direction perpendicular to a thickness direction of the package substrate is about 10 µm to about 500 µm.
20. The semiconductor package as claimed in claim 18 , wherein a difference between the roughness of the upper surface of the at least one of the first sub-region to the fourth sub-region and the roughness of the upper surface of the remaining regions is 80 nm or more.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020210134436A KR20230050985A (en) | 2021-10-08 | 2021-10-08 | Semiconductor package |
KR10-2021-0134436 | 2021-10-08 |
Publications (1)
Publication Number | Publication Date |
---|---|
US20230111555A1 true US20230111555A1 (en) | 2023-04-13 |
Family
ID=85797600
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/725,729 Pending US20230111555A1 (en) | 2021-10-08 | 2022-04-21 | Semiconductor package |
Country Status (3)
Country | Link |
---|---|
US (1) | US20230111555A1 (en) |
KR (1) | KR20230050985A (en) |
CN (1) | CN115966545A (en) |
-
2021
- 2021-10-08 KR KR1020210134436A patent/KR20230050985A/en unknown
-
2022
- 2022-04-21 US US17/725,729 patent/US20230111555A1/en active Pending
- 2022-10-08 CN CN202211222918.1A patent/CN115966545A/en active Pending
Also Published As
Publication number | Publication date |
---|---|
CN115966545A (en) | 2023-04-14 |
KR20230050985A (en) | 2023-04-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3351706B2 (en) | Semiconductor device and method of manufacturing the same | |
US6252298B1 (en) | Semiconductor chip package using flexible circuit board with central opening | |
CN109671694B (en) | Semiconductor packaging device and manufacturing method thereof | |
US6555459B1 (en) | Method of manufacturing a semiconductor device | |
US20080293232A1 (en) | Standoff Height Improvement for Bumping Technology Using Solder Resist | |
KR100969441B1 (en) | A printed circuit board comprising a semiconductor chip and a method for manufacturing the same | |
US20070023910A1 (en) | Dual BGA alloy structure for improved board-level reliability performance | |
JP2008085308A (en) | Substrate for mounting element, semiconductor module, and portable apparatus | |
JP6764666B2 (en) | Semiconductor devices and methods for manufacturing semiconductor devices | |
JP2008153492A (en) | Substrate having built-in electronic component and manufacturing method of substrate having built-in component | |
US10600729B2 (en) | Semiconductor package | |
JP2006237151A (en) | Wiring board and semiconductor apparatus | |
US20090102050A1 (en) | Solder ball disposing surface structure of package substrate | |
JP2017092411A (en) | Wiring board, semiconductor device and method for manufacturing wiring board | |
US20220230912A1 (en) | Semiconductor package and method of manufacturing the same | |
CN109560055B (en) | Semiconductor package device and method of manufacturing the same | |
US20230111555A1 (en) | Semiconductor package | |
CN112018051A (en) | Semiconductor device package and method of manufacturing the same | |
JP2017135286A (en) | Semiconductor device and semiconductor device manufacturing method | |
KR20120018756A (en) | Leadframe for ic package and method of manufacture | |
US10950535B2 (en) | Package structure and method of manufacturing the same | |
US20230027559A1 (en) | Printed circuit board and semiconductor package using the same | |
US20230026211A1 (en) | Semiconductor package and method of fabricating the same | |
TWI720735B (en) | Package structure and manufacturing method thereof | |
JP7241184B2 (en) | FLEXIBLE CIRCUIT BOARD AND MANUFACTURING METHOD THEREOF AND PACKAGE INCLUDING FLEXIBLE CIRCUIT BOARD |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KIM, SEUNGMIN;REEL/FRAME:059662/0365 Effective date: 20220328 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |