US20210364781A1 - A MEMS Display Device With An Etch-Stop-Layer - Google Patents
A MEMS Display Device With An Etch-Stop-Layer Download PDFInfo
- Publication number
- US20210364781A1 US20210364781A1 US17/257,495 US201917257495A US2021364781A1 US 20210364781 A1 US20210364781 A1 US 20210364781A1 US 201917257495 A US201917257495 A US 201917257495A US 2021364781 A1 US2021364781 A1 US 2021364781A1
- Authority
- US
- United States
- Prior art keywords
- layer
- electrode
- etch stop
- stop layer
- mems device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000000758 substrate Substances 0.000 claims abstract description 46
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 claims abstract description 17
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 claims abstract description 6
- 238000000034 method Methods 0.000 claims description 35
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 claims description 14
- 238000004519 manufacturing process Methods 0.000 claims description 14
- 229910052721 tungsten Inorganic materials 0.000 claims description 6
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims description 5
- 239000010937 tungsten Substances 0.000 claims description 5
- 239000004020 conductor Substances 0.000 claims description 4
- 238000000231 atomic layer deposition Methods 0.000 claims description 3
- 238000004544 sputter deposition Methods 0.000 claims description 2
- 239000010410 layer Substances 0.000 description 171
- 239000011229 interlayer Substances 0.000 description 84
- 229910052751 metal Inorganic materials 0.000 description 64
- 239000002184 metal Substances 0.000 description 64
- 239000000463 material Substances 0.000 description 26
- 239000003989 dielectric material Substances 0.000 description 22
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 14
- 238000010586 diagram Methods 0.000 description 12
- 238000009429 electrical wiring Methods 0.000 description 8
- 229920002120 photoresistant polymer Polymers 0.000 description 7
- 239000000377 silicon dioxide Substances 0.000 description 7
- 239000010949 copper Substances 0.000 description 6
- 238000005530 etching Methods 0.000 description 5
- 238000001465 metallisation Methods 0.000 description 5
- 229910052802 copper Inorganic materials 0.000 description 3
- 230000003628 erosive effect Effects 0.000 description 3
- PIGFYZPCRLYGLF-UHFFFAOYSA-N Aluminum nitride Chemical compound [Al]#N PIGFYZPCRLYGLF-UHFFFAOYSA-N 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 229910000881 Cu alloy Inorganic materials 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 239000000654 additive Substances 0.000 description 1
- 230000000996 additive effect Effects 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- WPPDFTBPZNZZRP-UHFFFAOYSA-N aluminum copper Chemical compound [Al].[Cu] WPPDFTBPZNZZRP-UHFFFAOYSA-N 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 230000000670 limiting effect Effects 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 230000036961 partial effect Effects 0.000 description 1
- 230000000149 penetrating effect Effects 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 239000011241 protective layer Substances 0.000 description 1
- 230000002829 reductive effect Effects 0.000 description 1
- 238000002310 reflectometry Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
- G02B26/00—Optical devices or arrangements for the control of light using movable or deformable optical elements
- G02B26/08—Optical devices or arrangements for the control of light using movable or deformable optical elements for controlling the direction of light
- G02B26/0816—Optical devices or arrangements for the control of light using movable or deformable optical elements for controlling the direction of light by means of one or more reflecting elements
- G02B26/0833—Optical devices or arrangements for the control of light using movable or deformable optical elements for controlling the direction of light by means of one or more reflecting elements the reflecting element being a micromechanical device, e.g. a MEMS mirror, DMD
- G02B26/0841—Optical devices or arrangements for the control of light using movable or deformable optical elements for controlling the direction of light by means of one or more reflecting elements the reflecting element being a micromechanical device, e.g. a MEMS mirror, DMD the reflecting element being moved or deformed by electrostatic means
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
- B81C1/00777—Preserve existing structures from alteration, e.g. temporary protection during manufacturing
- B81C1/00785—Avoid chemical alteration, e.g. contamination, oxidation or unwanted etching
- B81C1/00801—Avoid alteration of functional structures by etching, e.g. using a passivation layer or an etch stop layer
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
- B81B7/00—Microstructural systems; Auxiliary parts of microstructural devices or systems
- B81B7/02—Microstructural systems; Auxiliary parts of microstructural devices or systems containing distinct electrical or optical devices of particular relevance for their function, e.g. microelectro-mechanical systems [MEMS]
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
- B81B2201/00—Specific applications of microelectromechanical systems
- B81B2201/04—Optical MEMS
- B81B2201/042—Micromirrors, not used as optical switches
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
- B81B2203/00—Basic microelectromechanical structures
- B81B2203/04—Electrodes
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C2201/00—Manufacture or treatment of microstructural devices or systems
- B81C2201/01—Manufacture or treatment of microstructural devices or systems in or on a substrate
- B81C2201/0101—Shaping material; Structuring the bulk substrate or layers on the substrate; Film patterning
- B81C2201/0128—Processes for removing material
- B81C2201/013—Etching
- B81C2201/0132—Dry etching, i.e. plasma etching, barrel etching, reactive ion etching [RIE], sputter etching or ion milling
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C2201/00—Manufacture or treatment of microstructural devices or systems
- B81C2201/01—Manufacture or treatment of microstructural devices or systems in or on a substrate
- B81C2201/0101—Shaping material; Structuring the bulk substrate or layers on the substrate; Film patterning
- B81C2201/0128—Processes for removing material
- B81C2201/013—Etching
- B81C2201/0135—Controlling etch progression
- B81C2201/014—Controlling etch progression by depositing an etch stop layer, e.g. silicon nitride, silicon oxide, metal
Definitions
- This disclosure relates to processes for manufacturing micro-electro-mechanical systems (MEMS). More particularly, this disclosure relates to manufacturing processes in producing MEMS devices with a strong protection layer to resist attacks by etchants during release etching to remove a sacrificial layer.
- MEMS micro-electro-mechanical systems
- a critical process in MEMS manufacturing is the removal of a sacrificial layer.
- CMOS complementary metal-oxide-semiconductor
- An aspect of this disclosure is to provide a strong protective layer for a MEMS device that can survive etching a sacrificial layer using a vapor etchant such as hydrofluoric acid (HF or VHF).
- a vapor etchant such as hydrofluoric acid (HF or VHF).
- a MEMS device can include a substrate, an electronic circuit on the substrate, an electrode electrically connected to the electronic circuit, a movable element that is controlled by applying a voltage to between the electrode and the movable element, an insulating layer between the electrode and the electronic circuit, wherein the insulating layer has a via electrically connecting the electrode and the electronic circuit, and an etch stop layer on the insulating layer, wherein the etch stop layer is made of at least one of Aluminum nitride or Aluminum oxide.
- the etch stop layer may cover the electrode and the electronic circuit, or the electrode may be mounted on the etch stop layer, electrically connected to the electronic circuit through the etch stop layer by the via.
- a method for manufacturing a MEMS device on a substrate can include forming an electronic circuit on the substrate, forming an insulating layer on the substrate, forming a via comprising a through-hole extending through the insulating layer and filled with an electrically-conductive material that is electrically connected to the electronic circuit, forming an electrode connected to the via on the insulating layer, forming an etch stop layer on the insulating layer, the etch stop layer made of at least one of Aluminum nitride or Aluminum oxide, forming a vertical hinge connected to the electrode, forming a sacrificial layer on the insulating layer, forming a movable element connected to the hinge, and removing the sacrificial layer by hydrofluoric acid vapor.
- the etch stop layer may be formed after forming the electrode such that the etch stop layer is between the movable element and the electrode.
- the electrode may be formed after forming the etch stop layer such that the electrode is formed on the etch stop layer.
- FIG. 1 is a cross-sectional diagram of a MEMS device that can be used in a display device according to a first embodiment.
- FIG. 2 is a cross-sectional diagram when a mirror of the MEMS device in FIG. 1 is deflected to an ON state.
- FIG. 3 is a cross-sectional diagram of one mirror element of a MEMS device for describing a production process of FIG. 1 .
- FIG. 4 is a cross-sectional diagram of a MEMS device according to a second embodiment.
- FIG. 5 is a cross-sectional diagram when a mirror of the MEMS device in FIG. 4 is deflected to an ON state.
- FIG. 6 is a cross-sectional diagram of one mirror of a MEMS device for describing a production process of FIG. 4 .
- FIG. 7 is a cross-sectional diagram of a MEMS device according to a third embodiment.
- FIG. 8 is a cross-sectional diagram of a MEMS device according to a fourth embodiment.
- FIG. 9 is a cross-sectional diagram when a mirror of the MEMS device in FIG. 7 is deflected to an ON state.
- FIG. 10 is a cross-sectional diagram of one mirror of a MEMS device for describing a production process of FIG. 8 .
- FIG. 11 is an example of a metallization process.
- FIG. 12 is an example of a damascene process.
- FIGS. 1 and 2 show a cross-sectional view of a MEMS device 101 in a first embodiment of this disclosure. These figures and others herein are used to describe a single movable element of a MEMS device according to this disclosure. However, the MEMS devices described herein may include multiple movable elements. Where the movable element is a mirror such that the MEMS device is used in a display, for example, the MEMS device 3 may include approximately 2 million mirrors in some implementations.
- the MEMS device 101 includes a substrate 111 . At least one electronic circuit is formed on the substrate 111 , which in this example is one or more transistors 116 , 117 . Inter-layer dielectrics 112 , 113 , 114 are formed on the substrate 111 . Namely, the inter-layer dielectric 112 is formed on the substrate 111 and portions of the electronic circuits, here the transistors 116 , 117 . The inter-layer dielectric 113 is formed on the inter-layer dielectric 112 , and the inter-layer dielectric 114 is formed on the inter-layer dielectric 113 . More or fewer inter-layer dielectrics may be incorporated. An inter-layer dielectric may also be referred to herein as an insulating layer. An etch stop layer 115 formed on the (e.g., top) inter-layer dielectric 114 that is layered furthest from the substrate.
- the MEMS device 101 has metal layers 136 , 137 , 138 , 139 , 140 , 141 and electrodes 121 , 122 , 123 for electrical wiring between the inter-layer dielectrics 112 , 113 , 114 . Also, the MEMS device 101 has vias 127 , 128 , 129 , 130 , 131 , 131 , 132 , 133 , 134 , 135 connecting electrical wirings and electrodes. More generally, the MEMS device 101 can include one or more electrodes mounted on the etch stop layer 115 for electrical connection with the one or more electronic circuits of the MEMS device 101 through metal layers and vias insulated using the inter-layer dielectrics. The number of electrodes, metal layers, and vias of a MEMS device according to the teachings herein can vary based on the electronic circuits within the MEMS device 101 and their arrangements therein.
- the via 127 provides a conductive path through the inter-layer dielectric 114 from the electrode 121 , which is formed on the etch stop layer 115 , to the metal layer 136 , which is formed on the inter-layer dielectric 114 .
- the via 128 provides a conductive path through the inter-layer dielectric 113 from the metal layer 136 , which is formed on the inter-layer dielectric 114 , to the metal layer 137 , which is formed on the inter-layer dielectric 112 .
- the via 129 provides a conductive path through the inter-layer dielectric 112 from the metal layer 137 , which is formed on the inter-layer dielectric 112 , to the substrate 111 .
- the electrode 121 may be electrically wired or connected to electronic circuits with contacts on the substrate 111 , the inter-layer dielectric 113 , and the inter-layer dielectric 114 .
- the via 130 provides a conductive path through the inter-layer dielectric 114 from the electrode 122 , which is formed on the etch stop layer 115 , to the metal layer 138 , which is formed on the inter-layer dielectric 114 .
- the via 131 provides a conductive path through the inter-layer dielectric 113 from the metal layer 138 , which is formed on the inter-layer dielectric 114 , to the metal layer 139 , which is formed on the inter-layer dielectric 112 .
- the via 132 provides a conductive path through the inter-layer dielectric 112 from the metal layer 139 , which is formed on the inter-layer dielectric 112 , to the substrate 111 .
- the electrode 122 may be electrically wired or connected to electronic circuits with contacts on the substrate 111 , the inter-layer dielectric 113 , and the inter-layer dielectric 114 .
- connections of an electrode with an electronic circuit are shown in FIG. 1 with reference to the connection of the electrode 123 to contacts for one or more transistors 116 , 117 .
- the via 133 provides a conductive path through the inter-layer dielectric 114 from the electrode 123 , which is formed on the etch stop layer 115 , to the metal layer 140 , which is formed on the inter-layer dielectric 114 .
- the via 134 provides a conductive path through the inter-layer dielectric 113 from the metal layer 140 , which is formed on the inter-layer dielectric 114 , to the metal layer 141 , which is formed on the inter-layer dielectric 112 .
- the vias 135 provide respective conductive paths through the inter-layer dielectric 112 from the metal layer 141 , which is formed on the inter-layer dielectric 112 , to the contacts of the one or more transistors 116 , 117 .
- the electrode 123 may also be electrically wired or connected to electronic circuits with contacts on the inter-layer dielectric 113 , and the inter-layer dielectric 114 .
- the MEMS device 101 has a hinge 152 formed on the electrode 122 directly or on an additional conductive support structure mounted on the electrode 122 , where the conductive support as shown in each of the figures by example may be formed of the same material as the electrode 122 .
- the MEMS device 101 has a mirror element 151 formed on the upper side of the hinge 152 .
- the mirror element is one example of a movable element that may be incorporated into the MEMS device described herein.
- a mechanical stopper 153 , 154 is formed at the bottom of the hinge 152 .
- the mechanical stopper 153 , 154 as shown is a single piece formed of the same material as the hinge 152 that extends in parallel with the default or unexcited position of the mirror element 151 , which is in turn in parallel with a mounting surface of the substrate 111 and its layers.
- the substrate 111 is composed of single crystal silicon.
- the transistors 116 and 117 are CMOS transistors in this example, but other electronic circuits are possible.
- the inter-layer dielectrics 112 , 113 , 114 are interlayer insulating films or layers including silicon dioxide (SiO 2 ) or another appropriate insulating material.
- the metal layers 136 , 137 , 138 , 139 , 140 , 141 are made of, for example, aluminum (Al), copper (Cu), or an aluminum copper alloy (Al—Cu).
- the electrodes 121 , 122 , 123 are made of tungsten (W) or the same material as the vias.
- Each of the vias 127 , 128 , 129 , 130 , 131 , 131 , 132 , 133 , 134 , 135 is formed as a through-hole that extends through at least one layer of the MEMS device 101 and is filled with a conductive material, tungsten (W) in this example.
- gaps 124 , 125 , and 126 may be formed between the vias 127 , 130 , 133 and the etch stop layer 115 during manufacturing that result in problems in the manufacturing method because a subsequently-used etchant may penetrate these gaps and damage the structures, to mitigate this problem, and assuming that the radius of the via 127 is r, it is desirable that the relationship of the distance x over which the electrode 121 covers the etch stop layer 115 is more than twice r. This same relationship between the radius r of a via through an etch stop layer and the length or distance x of an electrode mounted on the etch stop layer is desirable for each electrode mounted on the etch stop layer.
- the relationship is described above as the distance x over which the electrode covers the etch stop layer is more than twice r.
- the etch stop layer may instead cover the some or all of the electrode. More generally, the electrode may be described as having a length, a size or a dimension (e.g., a length, a width, or a radius) along the surface upon which it is mounted that is at least twice the radius of the via with which it is electrically connected.
- the electrodes 121 , 122 , 123 covering the etch stop layer 115 have a size that is twice or more the radius of the via connected to each. This prevents the vapor etchant from (i) penetrating the electrodes 121 , 122 , 123 and the etch stop layer 115 and (ii) eroding the inter-layer dielectric 114 through the gaps 123 , 125 , 126 .
- the hinge 152 is a deformable member that supports the mirror element 151 .
- the hinge 152 is made of a material such as amorphous silicon or poly-silicon, for example.
- the mirror element 151 is a member capable of reflecting light from light sources.
- the mirror element 151 has a support layer composed of titanium, tungsten, or the like, and a mirror layer composed of a material with good reflectivity, such as aluminum, gold, or silver, or any combination thereof.
- the mirror element 151 is electrostatically attracted to the electrode 123 , and the hinge 152 tilts due to deformation. This may result from applying a voltage between the movable element (e.g., the mirror element 151 ) and the electrode 123 . The voltage causes the attractive force. As shown in FIG. 2 , the mirror element 151 is prevented from contact with the electrode 123 , which is not covered with an insulating layer, by contacting the stopper 153 . That is, the mechanical stopper 153 , 154 is mounted at a height above the electrodes 121 , 123 and has a size (e.g., a length) sufficient to prevent deformation of the hinge 152 from causing the mirror element 151 to contact the electrode 123 .
- a size e.g., a length
- the length of the mechanical stopper 153 , 154 allows contact with the mirror element 151 when the mirror element 151 tilts to prevent the mirror element 151 from contacting another other portion of the MEMS device. Deformation of the hinge 152 is prevented from causing the mirror element 151 to contact the electrode 123 . Thus, it is possible to prevent an electrical short circuit. Because the mechanical stopper 153 , 154 is formed of the same material as the hinge 152 in this example, it may also deform slightly, but this deformation may be ignored, or may be considered in determining the length and mounting height of the mechanical stopper 153 , 154 .
- a sacrificial layer 181 is used to form the mirror element 151 .
- the sacrificial layer 181 is formed of an inorganic or amorphous material, one example of which is SiO 2 .
- the sacrificial layer 181 is deposited over the stop etch layer 115 and any components on the surface of the stop etch layer 115 .
- the sacrificial layer 181 is removed by hydrofluoric acid vapor (Vapor HF), which is a vapor etchant.
- Vapor HF hydrofluoric acid vapor
- the mirror element 151 , hinge 152 , the electrodes 121 , 122 , 123 , and the etch stop layer 115 are exposed to Vapor HF.
- the inter-layer dielectrics 112 , 113 , 114 composed of silicon dioxide (SiO 2 ) are covered by the electrodes 121 , 122 , 123 and the etch stop layer 115 , and therefore are minimally eroded.
- the electrode 121 covers the etch stop layer 115 with a distance of x that is more than twice the radius of the via 127 , and the same feature may be incorporated for the electrodes 122 , and 123 . Therefore, the distance of x is sufficient to prevent Vapor HF from infiltrating between the etch stop layer 115 and the electrode 121 , 122 , 123 and reaching the inter-layer dielectrics 112 , 113 , 114 .
- FIGS. 4 and 5 show a cross-sectional view of a MEMS device 201 in a second embodiment of this disclosure.
- the MEMS device 201 includes a substrate 211 .
- At least one electronic circuit is formed on the substrate 211 , which in this example is one or more transistors 216 , 217 .
- the transistors 216 , 217 may be CMOS transistors, or some other electronic component or circuit.
- Inter-layer dielectrics 212 , 213 , 214 are formed on the substrate 211 . Namely, the inter-layer dielectric 212 is formed on the substrate 211 and portions of the electronic circuits, here the transistors 216 , 217 .
- the inter-layer dielectric 213 is formed on the inter-layer dielectric 212
- the inter-layer dielectric 214 is formed on the inter-layer dielectric 213 . More or fewer inter-layer dielectrics may be incorporated, and the inter-layer dielectrics 212 , 213 , 214 may be formed of the same material as the inter-layer dielectrics 112 , 113 , 114 .
- An etch stop layer 215 formed on the (e.g., top) inter-layer dielectric 214 that is layered furthest from the substrate.
- the MEMS device 201 has metal layers 236 , 237 , 238 , 239 , 240 , 241 and electrodes 221 , 222 , 223 for electrical wiring between the inter-layer dielectrics 212 , 213 , 214 . Also, the MEMS device 201 has vias 227 , 228 , 229 , 230 , 231 , 232 , 233 , 234 , 235 connecting electrical wirings and electrodes.
- the vias 227 , 228 , 229 , the metal layers 236 , 237 , and the electrode 221 may be formed in the same arrangements and of the same materials as the vias 127 , 128 , 129 , the metal layers 136 , 137 , and the electrode 121 respectively, as described above.
- the vias 230 , 231 , 232 , the metal layers 238 , 239 , and the electrode 222 may be formed in the same arrangements and of the same materials as the vias 130 , 131 , 132 , the metal layers 138 , 139 , and the electrode 122 , respectively, as described above.
- the vias 233 , 234 , 235 , the metal layers 240 , 241 , and the electrode 223 may be formed in the same arrangements and of the same materials as the vias 133 , 134 , 135 , the metal layers 140 , 141 , and the electrode 123 , respectively, as described above.
- the MEMS device 201 has a hinge 252 formed on the electrode 222 directly or on a separate electrode mounted on the electrode 122 , and a mirror element 251 formed on the upper side of the hinge 252 .
- the hinge 252 may be formed in the same way and using the same material as the hinge 152 , and the mirror element 251 may be the same as the mirror element 151 described above.
- the electrodes 221 , 222 , 223 are made of Al, an Al—Cu alloy, or the like.
- the electrodes 221 , 222 , 223 are formed on the inter-layer dielectric 214 .
- the electrodes 221 , 222 , 223 form a step with the inter-layer dielectric 214 .
- the etch stop layer 115 covers the inter-layer dielectric 114 , and the electrodes 121 , 122 , 123 are formed on the etch stop layer 115
- the etch stop layer 215 has a stepped structure to cover the electrodes 221 , 222 , 223 and the inter-layer dielectric 214 .
- a major difference between the second embodiment and the first embodiment is that the etch stop layer 215 covers the electrodes 221 , 222 , 223 .
- the mechanical stoppers 153 , 154 in FIG. 1 are not formed in the embodiment in FIG. 4 .
- the mirror element 251 is electrostatically attracted to the electrode 223 and the hinge 252 tilts due to deformation. As can be seen in FIG. 5 , the mirror element 251 is restricted in inclination by contacting the etch stop layer 215 that overlays the electrode 223 . The etch stop layer 215 also prevents the mirror element 251 from directly contacting the electrode 223 . Because the etch stop layer 215 is an insulating film composed of Aluminum nitride (AlN) or Aluminum oxide (Al 2 O 3 ), an electrical short circuit can be prevented.
- AlN Aluminum nitride
- Al 2 O 3 Aluminum oxide
- FIG. 6 is a cross-sectional view of the sacrificial layer 281 for forming the mirror element 251 .
- the sacrificial layer 281 is formed of an inorganic or amorphous material such as SiO 2 , and is deposited over the stop etch layer 215 and any components extending from the surface of the stop etch layer 215 .
- the sacrificial layer 281 is removed by hydrofluoric acid vapor (Vapor HF), which is a vapor etchant, after the mirror element 251 is formed. At that time, the mirror element 251 , the hinge 252 , the electrode 222 , and the etch stop layer 215 are exposed to Vapor HF. However, because each material has resistance to Vapor HF, they are minimally eroded.
- Vapor HF hydrofluoric acid vapor
- FIG. 7 is a cross-sectional view of a MEMS device 301 according to a third embodiment of this disclosure.
- the MEMS device 301 comprises a substrate 311 , transistors 316 , 317 which are examples of electronic circuits that may be formed in the MEMS device 301 , inter-layer dielectrics 312 , 313 , 314 formed on the substrate 311 , and an etch stop layer 315 formed on the inter-layer dielectric 314 .
- the MEMS device 301 has metal layers 336 , 337 , 338 , 339 , 340 , 341 and electrodes 321 , 322 , 323 for electrical wiring between the inter-layer dielectrics 312 , 313 , 314 . Also, the MEMS device 301 has vias 327 , 328 , 329 , 330 , 331 , 332 , 333 , 334 , 335 connecting electrical wirings and electrodes.
- the substrate 311 , the transistors 316 , 317 , the metal layers 336 , 337 , 338 , 339 , 340 , 341 , and the vias 327 , 328 , 329 , 330 , 331 , 332 , 333 , 334 , 335 have compositions and arrangements similar to the substrate 111 , the transistors 116 , 117 , the metal layers 136 , 137 , 138 , 139 , 140 , 141 , and the vias 127 , 128 , 129 , 130 , 131 , 131 , 132 , 133 , 134 , 135 , respectively, so duplicative descriptions are omitted.
- the inter-layer dielectrics 312 , 313 , 314 may be formed of the same material as the inter-layer dielectrics 112 , 113 , 114 , and provide the same insulating function for the transistors 316 , 317 , the metal layers 336 , 337 , 338 , 339 , 340 , 341 , and the vias 327 , 328 , 329 , 330 , 331 , 331 , 332 , 333 , 334 , 335 , as the inter-layer dielectrics 112 , 113 , 114 provide for the transistors 116 , 117 , the metal layers 136 , 137 , 138 , 139 , 140 , 141 , and the vias 127 , 128 , 129 , 130 , 131 , 132 , 133 , 134 , 135 .
- the arrangement of the inter-layer dielectric 314 with the electrodes 321 , 322
- the MEMS device 301 has a hinge 352 formed on the electrode 322 , and a mirror element 351 formed on the upper side of the hinge 352 .
- the hinge 352 may be formed in the same way and using the same material as the hinge 251 , and the mirror element 351 may be the same as the mirror element 251 described above.
- the electrodes 321 , 322 , 323 are composed of Copper (Cu), tungsten (W), or the like.
- the electrodes 321 , 322 , 323 may be formed by a damascene process so as to be buried in the inter-layer dielectric 314 .
- the damascene process is described below with regards to FIG. 12 .
- the electrodes 321 , 322 , 323 and the inter-layer dielectric 314 are simultaneously subjected to chemical mechanical polishing (CMP), they are aligned on the same surface.
- CMP chemical mechanical polishing
- the etch stop layer 315 is formed on the electrodes 321 , 322 , 323 and the inter-layer dielectric 314 , and is planarized on the same surface.
- the etch stop layer 315 Because of its manufacturing method, the etch stop layer 315 has no step structure and can form a uniform and defect-free film. Therefore, even when the etch stop layer 315 is thinly formed, erosion of the inter-layer dielectric 314 by Vapor HF can be prevented.
- FIGS. 8 and 9 show a cross-sectional diagram of a MEMS device 401 according to a fourth embodiment of this disclosure.
- the MEMS device 401 includes a substrate 411 .
- At least one electronic circuit is formed on the substrate 411 , which in this example is one or more transistors 416 , 417 .
- the transistors 416 , 417 may be CMOS transistors, or some other electronic component or circuit, inter-layer dielectrics 412 , 413 , 414 are formed on the substrate 411 .
- the inter-layer dielectric 412 is formed on the substrate 411 and portions of the electronic circuits, here the transistors 416 , 417 .
- the inter-layer dielectric 413 is formed on the inter-layer dielectric 412
- the inter-layer dielectric 414 is formed on the inter-layer dielectric 413 . More or fewer inter-layer dielectrics may be incorporated, and the inter-layer dielectrics 412 , 413 , 414 may be formed of the same material as the inter-layer dielectrics 112 , 113 , 114 .
- the MEMS device 401 has metal layers 436 , 437 , 438 , 439 , 440 , 441 and electrodes 421 , 422 , 423 for electrical wiring between the inter-layer dielectrics 412 , 413 , 414 . Also, the MEMS device 401 has vias 427 , 428 , 429 , 430 , 431 , 432 , 433 , 434 , 435 connecting electrical wirings and electrodes.
- the vias 427 , 428 , 429 , the metal layers 436 , 437 , and the electrode 421 may be formed in the same arrangements and of the same materials as the vias 127 , 128 , 129 , the metal layers 136 , 137 , and the electrode 121 respectively, as described with respect to the first embodiment.
- the vias 430 , 431 , 432 , the metal layers 438 , 439 , and the electrode 422 may be formed in the same arrangements and of the same materials as the vias 130 , 131 , 132 , the metal layers 138 , 139 , and the electrode 122 , respectively, as described with respect to the first embodiment.
- the vias 433 , 434 , 435 , the metal layers 440 , 441 , and the electrode 423 may be formed in the same arrangements and of the same materials as the vias 133 , 134 , 135 , the metal layers 140 , 141 , and the electrode 123 , respectively, as described with respect to the first embodiment.
- the electrodes 421 , 422 , 423 form a step with the (i.e., top) inter-layer dielectric 414 that is layered furthest from the substrate 411 , and an etch stop layer 415 has a stepped structure to cover the electrodes 421 , 422 , 423 and the inter-layer dielectric 414 .
- the etch stop layer 415 may be an insulating film composed of AlN or Al 2 O 3 .
- the MEMS device 401 has a hinge 452 formed on the electrode 422 directly or on a separate electrode mounted on the electrode 422 , and a mirror element 451 formed on the upper side of the hinge 452 .
- the hinge 452 may be formed in the same way and using the same material as the hinge 152 , and the mirror element 451 may be the same as the mirror element 151 described with respect to the first embodiment.
- mechanical stoppers 453 , 454 are formed that are similar to the stoppers 153 , 154 of the first embodiment.
- the major difference between the fourth embodiment and the second embodiment is that the bottom of the hinge 452 is formed with the mechanical stoppers 453 , 454 .
- the mirror element 451 is electrostatically attracted to the electrode 423 , and deformation of the hinge 452 causes the hinge 452 to tilt.
- the mirror element 451 can prevent contact with the etch stop layer 415 overlaid on the electrode 423 . Therefore, it is possible to prevent the mirror element 451 from sticking to the etch stop layer 415 , in addition to preventing an electrical short circuit.
- FIG. 10 is a cross-sectional diagram of one mirror element of a mirror device for describing a production process of FIG. 8 .
- a sacrificial layer 481 is a base for forming the mirror element 451 .
- the sacrificial layer 481 is formed of an inorganic or amorphous material such as SiO 2 , and is deposited over the stop etch layer 415 and any components extending from the surface of the stop etch layer 415 .
- the sacrificial layer 481 is removed by hydrofluoric acid vapor (Vapor HF), which is a vapor etchant, after the mirror element 451 is formed.
- Vapor HF hydrofluoric acid vapor
- the mirror element 451 , the hinge 452 , the electrode 422 , and the etch stop layer 415 are exposed to Vapor HF.
- each material has resistance to Vapor HF, they are minimally eroded.
- an electronic circuit is form on the substrate 111 .
- the electronic circuit comprises a transistor 116 , a transistor 117 , or some other electronic circuit coupled to any one or more of the metal layers 136 , 137 , 138 , 139 , 140 , 141 .
- An insulating layer (also referred to as an inter-layer dielectric herein) 112 is also formed on the substrate 111 .
- a via such as the via 132 , comprising a through-hole extending through the insulating layer 112 and filled with an electrically-conductive material, is formed.
- the via 132 electrically connects with the electronic circuit.
- An electrode such as the electrode 122 , is formed on the insulating layer 112 , and the electrode 112 is electrically connected to the via 132 .
- more than one insulating layer or inter-layer dielectric 112 , 113 , 114 may be formed. Accordingly, and depending upon the electronic circuits arranged on the substrate 111 , one or more metal layers may be deposited on respective insulating layers 112 , 113 , 114 , and one or more vias extending through the insulating layers 112 , 113 , 114 may be formed to electrically connect an electrode to an electronic circuit.
- the electrode 112 may be electrically connected to the via 132 through the metal layer 139 , the via 131 , the metal layer 138 , and the via 130 .
- the formation of electrodes, vias, and metal layers herein may be performed using a metallization process 1100 where, for example, the metal is one that can be easily etched, such as Al or the like.
- a metallization process 1100 is shown in FIG. 11 .
- a metal layer 1104 is deposited on a dielectric layer 1102 .
- the dielectric layer 1102 may be located on a wafer, such as an Si wafer.
- a photoresist 1106 is applied in a positive pattern that protects portions of the metal layer 1104 .
- the metal layer 1104 is etched using an etchant according to the pattern of the photoresist 1106 leaving metal portions 1108 that may correspond to the electrodes, vias, or metal layers referred to herein.
- Dielectric 1110 is deposited on the dielectric layer 1102 and the metal portions 1108 .
- the excess dielectric is etched.
- the dielectric 1110 is planarized by Chemical Mechanical Planarization (CMP). Because the metal layer 1104 is etched in this process 1100 , it may be referred to as a subtractive process.
- CMP Chemical Mechanical Planarization
- a damascene process 1200 such as shown in FIG. 12 may be used for metallization.
- an etch stop 1204 is deposited on a dielectric layer 1202 .
- the dielectric layer 1202 may be located on a wafer, such as an Si wafer.
- the material of the etch stop 1204 may differ depending on the metal material to be used.
- Another dielectric layer 1206 is formed on the etch stop 1204 .
- a photoresist 1208 is applied in a negative pattern that protects portions of the dielectric layer 1206 .
- the dielectric layer 1206 is etched using an etchant according to the pattern of the photoresist 1208 leaving trenches or holes 1210 for electrodes, vias, lines, or metal layers referred to herein.
- Metal 1212 is deposited on the remaining dielectric layer 1206 and exposed etch stop 1204 to fill the trenches or holes 1210 .
- Cu may be deposited by electroplating.
- the excess metal 1212 is removed by CMP to form metal portions 1214 that may correspond to the electrodes, vias, or metal layers referred to herein.
- a dielectric layer 1216 is deposited over the metal portions 1214 and the remaining dielectric layer 1206 . Because the process 1200 etches trenches or holes 1210 for the addition of metal 1212 , it may be referred to as an additive process.
- vias and lines may be formed by etching holes and trenches in the dielectric layer, and then metal is deposited in both features so formed.
- One photoresist and etch step pair may be used to make holes in the dielectric to make connection with an underlying metal, and another photoresist and etch step pair may make trenches for metal lines.
- the two photoresist and etch steps may be performed in one of two orders-trench first, then make the holes, or makes holes first, then trench-before depositing the metal.
- an etch stop layer 115 may be formed on the outermost insulating layer, inter-layer dielectric 11 .
- the etch stop layer 115 may be made of at least one of Aluminum nitride (AlN) or Aluminum oxide (Al 2 O 3 ).
- Forming the etch stop layer 115 may include sputtering Aluminum oxide on the insulting layer 114 under a proper oxygen partial pressure. The sputtered Aluminum oxide may form a film.
- Forming the etch stop layer 115 may include forming a film on the insulating layer 114 made of Aluminum oxide using atomic layer deposition.
- a vertical hinge 152 is formed. That is, the vertical hinge 152 is a hinge that extends perpendicular to a mounting surface of the substrate, such as the substrate 111 .
- the vertical hinge 152 is connected to the electrode 122 .
- a sacrificial layer 181 made of an inorganic or amorphous material is formed on the insulating layer 114 , and may be formed on the etch stop layer depending upon the arrangement of the insulating layer 114 , the electrodes, and the etch stop layer.
- a movable element, such as the mirror or mirror element 151 is formed on the hinge 152 .
- the formation of a vertical hinge 152 and a mirror element 151 may performed using any number of techniques. Additional details of one example technique is described in U.S. Pat. No. 7,876,488, the entire content of which is incorporated herein by reference.
- the sacrificial layer 181 is removed by hydrofluoric acid vapor.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Optics & Photonics (AREA)
- Micromachines (AREA)
- Mechanical Light Control Or Optical Switches (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
A Micro-Electro-Mechanical Systems (MEMS) device includes a substrate, an electronic circuit on the substrate, an electrode electrically connected to the electronic circuit, a movable element that is controlled by applying a voltage between the electrode and the movable element, an insulating layer between the electrode and the electronic circuit, and an etch stop layer. The insulating layer has a via electrically connecting the electrode and the electronic circuit, and the etch stop layer is made of at least one of Aluminum nitride or Aluminum oxide. The etch stop layer may cover the electrode and the electronic circuit, or the electrode may be mounted on the etch stop layer, electrically connected to the electronic circuit through the etch stop layer by the via.
Description
- This application claims priority to and the benefit of U.S. Provisional Application Patent Ser. No. 62/694,008, filed Jul. 4, 2018, the entire disclosure of which is hereby incorporated by reference.
- This disclosure relates to processes for manufacturing micro-electro-mechanical systems (MEMS). More particularly, this disclosure relates to manufacturing processes in producing MEMS devices with a strong protection layer to resist attacks by etchants during release etching to remove a sacrificial layer.
- A critical process in MEMS manufacturing is the removal of a sacrificial layer. When a sacrificial layer is removed by etching, structures of the MEMS, such as a complementary metal-oxide-semiconductor (CMOS) electronic circuit, may be damaged by the etchant.
- An aspect of this disclosure is to provide a strong protective layer for a MEMS device that can survive etching a sacrificial layer using a vapor etchant such as hydrofluoric acid (HF or VHF).
- A MEMS device according to this disclosure can include a substrate, an electronic circuit on the substrate, an electrode electrically connected to the electronic circuit, a movable element that is controlled by applying a voltage to between the electrode and the movable element, an insulating layer between the electrode and the electronic circuit, wherein the insulating layer has a via electrically connecting the electrode and the electronic circuit, and an etch stop layer on the insulating layer, wherein the etch stop layer is made of at least one of Aluminum nitride or Aluminum oxide. The etch stop layer may cover the electrode and the electronic circuit, or the electrode may be mounted on the etch stop layer, electrically connected to the electronic circuit through the etch stop layer by the via.
- A method for manufacturing a MEMS device on a substrate according to this disclosure can include forming an electronic circuit on the substrate, forming an insulating layer on the substrate, forming a via comprising a through-hole extending through the insulating layer and filled with an electrically-conductive material that is electrically connected to the electronic circuit, forming an electrode connected to the via on the insulating layer, forming an etch stop layer on the insulating layer, the etch stop layer made of at least one of Aluminum nitride or Aluminum oxide, forming a vertical hinge connected to the electrode, forming a sacrificial layer on the insulating layer, forming a movable element connected to the hinge, and removing the sacrificial layer by hydrofluoric acid vapor. The etch stop layer may be formed after forming the electrode such that the etch stop layer is between the movable element and the electrode. Alternatively, the electrode may be formed after forming the etch stop layer such that the electrode is formed on the etch stop layer.
- The disclosure is best understood from the following detailed description when read in conjunction with the accompanying drawings. It is emphasized that, according to common practice, the various features of the drawings are not to-scale. On the contrary, the dimensions of the various features are arbitrarily expanded or reduced for clarity. Further, like reference numbers refer to like elements unless otherwise noted.
-
FIG. 1 is a cross-sectional diagram of a MEMS device that can be used in a display device according to a first embodiment. -
FIG. 2 is a cross-sectional diagram when a mirror of the MEMS device inFIG. 1 is deflected to an ON state. -
FIG. 3 is a cross-sectional diagram of one mirror element of a MEMS device for describing a production process ofFIG. 1 . -
FIG. 4 is a cross-sectional diagram of a MEMS device according to a second embodiment. -
FIG. 5 is a cross-sectional diagram when a mirror of the MEMS device inFIG. 4 is deflected to an ON state. -
FIG. 6 is a cross-sectional diagram of one mirror of a MEMS device for describing a production process ofFIG. 4 . -
FIG. 7 is a cross-sectional diagram of a MEMS device according to a third embodiment. -
FIG. 8 is a cross-sectional diagram of a MEMS device according to a fourth embodiment. -
FIG. 9 is a cross-sectional diagram when a mirror of the MEMS device inFIG. 7 is deflected to an ON state. -
FIG. 10 is a cross-sectional diagram of one mirror of a MEMS device for describing a production process ofFIG. 8 . -
FIG. 11 is an example of a metallization process. -
FIG. 12 is an example of a damascene process. -
FIGS. 1 and 2 show a cross-sectional view of aMEMS device 101 in a first embodiment of this disclosure. These figures and others herein are used to describe a single movable element of a MEMS device according to this disclosure. However, the MEMS devices described herein may include multiple movable elements. Where the movable element is a mirror such that the MEMS device is used in a display, for example, the MEMS device 3 may include approximately 2 million mirrors in some implementations. - The
MEMS device 101 includes asubstrate 111. At least one electronic circuit is formed on thesubstrate 111, which in this example is one ormore transistors Inter-layer dielectrics substrate 111. Namely, the inter-layer dielectric 112 is formed on thesubstrate 111 and portions of the electronic circuits, here thetransistors etch stop layer 115 formed on the (e.g., top) inter-layer dielectric 114 that is layered furthest from the substrate. - The
MEMS device 101 hasmetal layers electrodes inter-layer dielectrics MEMS device 101 hasvias MEMS device 101 can include one or more electrodes mounted on theetch stop layer 115 for electrical connection with the one or more electronic circuits of theMEMS device 101 through metal layers and vias insulated using the inter-layer dielectrics. The number of electrodes, metal layers, and vias of a MEMS device according to the teachings herein can vary based on the electronic circuits within theMEMS device 101 and their arrangements therein. - As shown in
FIG. 1 , thevia 127 provides a conductive path through the inter-layer dielectric 114 from theelectrode 121, which is formed on theetch stop layer 115, to themetal layer 136, which is formed on the inter-layer dielectric 114. Thevia 128 provides a conductive path through the inter-layer dielectric 113 from themetal layer 136, which is formed on the inter-layer dielectric 114, to themetal layer 137, which is formed on the inter-layer dielectric 112. Thevia 129 provides a conductive path through the inter-layer dielectric 112 from themetal layer 137, which is formed on the inter-layer dielectric 112, to thesubstrate 111. Through thevias metal layers electrode 121 may be electrically wired or connected to electronic circuits with contacts on thesubstrate 111, the inter-layer dielectric 113, and the inter-layer dielectric 114. - In a similar manner, the
via 130 provides a conductive path through the inter-layer dielectric 114 from theelectrode 122, which is formed on theetch stop layer 115, to themetal layer 138, which is formed on the inter-layer dielectric 114. Thevia 131 provides a conductive path through the inter-layer dielectric 113 from themetal layer 138, which is formed on the inter-layer dielectric 114, to themetal layer 139, which is formed on the inter-layer dielectric 112. Thevia 132 provides a conductive path through the inter-layer dielectric 112 from themetal layer 139, which is formed on the inter-layer dielectric 112, to thesubstrate 111. Through thevias metal layers electrode 122 may be electrically wired or connected to electronic circuits with contacts on thesubstrate 111, the inter-layer dielectric 113, and the inter-layer dielectric 114. - Connections of an electrode with an electronic circuit are shown in
FIG. 1 with reference to the connection of theelectrode 123 to contacts for one ormore transistors via 133 provides a conductive path through the inter-layer dielectric 114 from theelectrode 123, which is formed on theetch stop layer 115, to themetal layer 140, which is formed on the inter-layer dielectric 114. Thevia 134 provides a conductive path through the inter-layer dielectric 113 from themetal layer 140, which is formed on the inter-layer dielectric 114, to themetal layer 141, which is formed on the inter-layer dielectric 112. Thevias 135 provide respective conductive paths through the inter-layer dielectric 112 from themetal layer 141, which is formed on the inter-layer dielectric 112, to the contacts of the one ormore transistors vias metal layers electrode 123 may also be electrically wired or connected to electronic circuits with contacts on the inter-layer dielectric 113, and the inter-layer dielectric 114. - Further, the
MEMS device 101 has ahinge 152 formed on theelectrode 122 directly or on an additional conductive support structure mounted on theelectrode 122, where the conductive support as shown in each of the figures by example may be formed of the same material as theelectrode 122. TheMEMS device 101 has amirror element 151 formed on the upper side of thehinge 152. In this embodiment and the others described herein, the mirror element is one example of a movable element that may be incorporated into the MEMS device described herein. Meanwhile, amechanical stopper hinge 152. Themechanical stopper hinge 152 that extends in parallel with the default or unexcited position of themirror element 151, which is in turn in parallel with a mounting surface of thesubstrate 111 and its layers. - The
substrate 111 is composed of single crystal silicon. Thetransistors inter-layer dielectrics - The metal layers 136, 137, 138, 139, 140, 141 are made of, for example, aluminum (Al), copper (Cu), or an aluminum copper alloy (Al—Cu).
- The
electrodes vias MEMS device 101 and is filled with a conductive material, tungsten (W) in this example. In addition,gaps etch stop layer 115 during manufacturing that result in problems in the manufacturing method because a subsequently-used etchant may penetrate these gaps and damage the structures, to mitigate this problem, and assuming that the radius of thevia 127 is r, it is desirable that the relationship of the distance x over which theelectrode 121 covers theetch stop layer 115 is more than twice r. This same relationship between the radius r of a via through an etch stop layer and the length or distance x of an electrode mounted on the etch stop layer is desirable for each electrode mounted on the etch stop layer. - In a structure herein where an electrode, such as the
electrode 122, is mounted on the etch stop layer, such as theetch stop layer 115, the relationship is described above as the distance x over which the electrode covers the etch stop layer is more than twice r. In other structures described herein, e.g.,FIG. 7 , the etch stop layer may instead cover the some or all of the electrode. More generally, the electrode may be described as having a length, a size or a dimension (e.g., a length, a width, or a radius) along the surface upon which it is mounted that is at least twice the radius of the via with which it is electrically connected. - That is, for example, is desirable that the
electrodes etch stop layer 115 have a size that is twice or more the radius of the via connected to each. This prevents the vapor etchant from (i) penetrating theelectrodes etch stop layer 115 and (ii) eroding theinter-layer dielectric 114 through thegaps - The
hinge 152 is a deformable member that supports themirror element 151. Thehinge 152 is made of a material such as amorphous silicon or poly-silicon, for example. - The
mirror element 151 is a member capable of reflecting light from light sources. Themirror element 151 has a support layer composed of titanium, tungsten, or the like, and a mirror layer composed of a material with good reflectivity, such as aluminum, gold, or silver, or any combination thereof. - The
mirror element 151 is electrostatically attracted to theelectrode 123, and thehinge 152 tilts due to deformation. This may result from applying a voltage between the movable element (e.g., the mirror element 151) and theelectrode 123. The voltage causes the attractive force. As shown inFIG. 2 , themirror element 151 is prevented from contact with theelectrode 123, which is not covered with an insulating layer, by contacting thestopper 153. That is, themechanical stopper electrodes hinge 152 from causing themirror element 151 to contact theelectrode 123. For example, the length of themechanical stopper mirror element 151 when themirror element 151 tilts to prevent themirror element 151 from contacting another other portion of the MEMS device. Deformation of thehinge 152 is prevented from causing themirror element 151 to contact theelectrode 123. Thus, it is possible to prevent an electrical short circuit. Because themechanical stopper hinge 152 in this example, it may also deform slightly, but this deformation may be ignored, or may be considered in determining the length and mounting height of themechanical stopper - Referring now to
FIG. 3 , asacrificial layer 181 is used to form themirror element 151. Thesacrificial layer 181 is formed of an inorganic or amorphous material, one example of which is SiO2. Thesacrificial layer 181 is deposited over thestop etch layer 115 and any components on the surface of thestop etch layer 115. After themirror element 151 is formed on the surface of thesacrificial layer 181, thesacrificial layer 181 is removed by hydrofluoric acid vapor (Vapor HF), which is a vapor etchant. At that time, themirror element 151, hinge 152, theelectrodes etch stop layer 115 are exposed to Vapor HF. However, because each material has resistance to Vapor HF, erosion is insignificant. In addition, theinter-layer dielectrics electrodes etch stop layer 115, and therefore are minimally eroded. Also, for example, theelectrode 121 covers theetch stop layer 115 with a distance of x that is more than twice the radius of the via 127, and the same feature may be incorporated for theelectrodes etch stop layer 115 and theelectrode inter-layer dielectrics -
FIGS. 4 and 5 show a cross-sectional view of aMEMS device 201 in a second embodiment of this disclosure. TheMEMS device 201 includes asubstrate 211. At least one electronic circuit is formed on thesubstrate 211, which in this example is one ormore transistors transistors FIGS. 1-3 , thetransistors Inter-layer dielectrics substrate 211. Namely, theinter-layer dielectric 212 is formed on thesubstrate 211 and portions of the electronic circuits, here thetransistors inter-layer dielectric 213 is formed on theinter-layer dielectric 212, and theinter-layer dielectric 214 is formed on theinter-layer dielectric 213. More or fewer inter-layer dielectrics may be incorporated, and theinter-layer dielectrics inter-layer dielectrics etch stop layer 215 formed on the (e.g., top)inter-layer dielectric 214 that is layered furthest from the substrate. - Further, the
MEMS device 201 hasmetal layers electrodes inter-layer dielectrics MEMS device 201 hasvias vias electrode 221 may be formed in the same arrangements and of the same materials as thevias electrode 121 respectively, as described above. Thevias electrode 222 may be formed in the same arrangements and of the same materials as thevias electrode 122, respectively, as described above. Thevias electrode 223 may be formed in the same arrangements and of the same materials as thevias electrode 123, respectively, as described above. - The
MEMS device 201 has ahinge 252 formed on theelectrode 222 directly or on a separate electrode mounted on theelectrode 122, and amirror element 251 formed on the upper side of thehinge 252. Thehinge 252 may be formed in the same way and using the same material as thehinge 152, and themirror element 251 may be the same as themirror element 151 described above. - The
electrodes electrodes inter-layer dielectric 214. Theelectrodes inter-layer dielectric 214. In contrast to the arrangement ofFIGS. 1-3 wherein theetch stop layer 115 covers theinter-layer dielectric 114, and theelectrodes etch stop layer 115, in this embodiment theetch stop layer 215 has a stepped structure to cover theelectrodes inter-layer dielectric 214. - A major difference between the second embodiment and the first embodiment is that the
etch stop layer 215 covers theelectrodes mechanical stoppers FIG. 1 are not formed in the embodiment inFIG. 4 . - The
mirror element 251 is electrostatically attracted to theelectrode 223 and thehinge 252 tilts due to deformation. As can be seen inFIG. 5 , themirror element 251 is restricted in inclination by contacting theetch stop layer 215 that overlays theelectrode 223. Theetch stop layer 215 also prevents themirror element 251 from directly contacting theelectrode 223. Because theetch stop layer 215 is an insulating film composed of Aluminum nitride (AlN) or Aluminum oxide (Al2O3), an electrical short circuit can be prevented. -
FIG. 6 is a cross-sectional view of the sacrificial layer 281 for forming themirror element 251. The sacrificial layer 281 is formed of an inorganic or amorphous material such as SiO2, and is deposited over thestop etch layer 215 and any components extending from the surface of thestop etch layer 215. The sacrificial layer 281 is removed by hydrofluoric acid vapor (Vapor HF), which is a vapor etchant, after themirror element 251 is formed. At that time, themirror element 251, thehinge 252, theelectrode 222, and theetch stop layer 215 are exposed to Vapor HF. However, because each material has resistance to Vapor HF, they are minimally eroded. -
FIG. 7 is a cross-sectional view of aMEMS device 301 according to a third embodiment of this disclosure. TheMEMS device 301 comprises asubstrate 311,transistors MEMS device 301,inter-layer dielectrics substrate 311, and anetch stop layer 315 formed on theinter-layer dielectric 314. - The
MEMS device 301 hasmetal layers electrodes inter-layer dielectrics MEMS device 301 hasvias substrate 311, thetransistors vias substrate 111, thetransistors vias inter-layer dielectrics inter-layer dielectrics transistors vias inter-layer dielectrics transistors vias inter-layer dielectric 314 with theelectrodes - Further, the
MEMS device 301 has ahinge 352 formed on the electrode 322, and amirror element 351 formed on the upper side of thehinge 352. Thehinge 352 may be formed in the same way and using the same material as thehinge 251, and themirror element 351 may be the same as themirror element 251 described above. - The
electrodes electrodes inter-layer dielectric 314. The damascene process is described below with regards toFIG. 12 . As can be seen from that description, theelectrodes inter-layer dielectric 314 are simultaneously subjected to chemical mechanical polishing (CMP), they are aligned on the same surface. Theetch stop layer 315 is formed on theelectrodes inter-layer dielectric 314, and is planarized on the same surface. Because of its manufacturing method, theetch stop layer 315 has no step structure and can form a uniform and defect-free film. Therefore, even when theetch stop layer 315 is thinly formed, erosion of theinter-layer dielectric 314 by Vapor HF can be prevented. -
FIGS. 8 and 9 show a cross-sectional diagram of aMEMS device 401 according to a fourth embodiment of this disclosure. TheMEMS device 401 includes asubstrate 411. At least one electronic circuit is formed on thesubstrate 411, which in this example is one ormore transistors transistors FIGS. 1-3 , thetransistors inter-layer dielectrics substrate 411. Namely, theinter-layer dielectric 412 is formed on thesubstrate 411 and portions of the electronic circuits, here thetransistors inter-layer dielectric 413 is formed on theinter-layer dielectric 412, and theinter-layer dielectric 414 is formed on theinter-layer dielectric 413. More or fewer inter-layer dielectrics may be incorporated, and theinter-layer dielectrics inter-layer dielectrics - The
MEMS device 401 hasmetal layers electrodes inter-layer dielectrics MEMS device 401 hasvias vias electrode 421 may be formed in the same arrangements and of the same materials as thevias electrode 121 respectively, as described with respect to the first embodiment. Thevias electrode 422 may be formed in the same arrangements and of the same materials as thevias electrode 122, respectively, as described with respect to the first embodiment. Thevias electrode 423 may be formed in the same arrangements and of the same materials as thevias electrode 123, respectively, as described with respect to the first embodiment. Unlike the first embodiment and like the second embodiment, however, theelectrodes inter-layer dielectric 414 that is layered furthest from thesubstrate 411, and anetch stop layer 415 has a stepped structure to cover theelectrodes inter-layer dielectric 414. Theetch stop layer 415 may be an insulating film composed of AlN or Al2O3. - The
MEMS device 401 has ahinge 452 formed on theelectrode 422 directly or on a separate electrode mounted on theelectrode 422, and amirror element 451 formed on the upper side of thehinge 452. Thehinge 452 may be formed in the same way and using the same material as thehinge 152, and themirror element 451 may be the same as themirror element 151 described with respect to the first embodiment. At the bottom of thehinge 452,mechanical stoppers stoppers - The major difference between the fourth embodiment and the second embodiment is that the bottom of the
hinge 452 is formed with themechanical stoppers - Referring to
FIG. 9 , themirror element 451 is electrostatically attracted to theelectrode 423, and deformation of thehinge 452 causes thehinge 452 to tilt. By touching thestopper 453, themirror element 451 can prevent contact with theetch stop layer 415 overlaid on theelectrode 423. Therefore, it is possible to prevent themirror element 451 from sticking to theetch stop layer 415, in addition to preventing an electrical short circuit. -
FIG. 10 is a cross-sectional diagram of one mirror element of a mirror device for describing a production process ofFIG. 8 . Asacrificial layer 481 is a base for forming themirror element 451. Thesacrificial layer 481 is formed of an inorganic or amorphous material such as SiO2, and is deposited over thestop etch layer 415 and any components extending from the surface of thestop etch layer 415. Thesacrificial layer 481 is removed by hydrofluoric acid vapor (Vapor HF), which is a vapor etchant, after themirror element 451 is formed. At that time, themirror element 451, thehinge 452, theelectrode 422, and theetch stop layer 415 are exposed to Vapor HF. However, because each material has resistance to Vapor HF, they are minimally eroded. - A method for manufacturing a MEMS device on a substrate is next described. For ease of explanation, reference numbers corresponding to the first embodiment are used. However, the method for manufacturing the other embodiments is similar. In the method, an electronic circuit is form on the
substrate 111. In the example ofFIGS. 1-3 , the electronic circuit comprises atransistor 116, atransistor 117, or some other electronic circuit coupled to any one or more of the metal layers 136, 137, 138, 139, 140, 141. An insulating layer (also referred to as an inter-layer dielectric herein) 112 is also formed on thesubstrate 111. A via, such as the via 132, comprising a through-hole extending through the insulatinglayer 112 and filled with an electrically-conductive material, is formed. The via 132 electrically connects with the electronic circuit. An electrode, such as theelectrode 122, is formed on the insulatinglayer 112, and theelectrode 112 is electrically connected to thevia 132. - As can be seen, more than one insulating layer or
inter-layer dielectric substrate 111, one or more metal layers may be deposited on respective insulatinglayers layers electrode 112 may be electrically connected to the via 132 through themetal layer 139, the via 131, themetal layer 138, and thevia 130. - The formation of electrodes, vias, and metal layers herein may be performed using a
metallization process 1100 where, for example, the metal is one that can be easily etched, such as Al or the like. An example of ametallization process 1100 is shown inFIG. 11 . InFIG. 11 , a metal layer 1104 is deposited on a dielectric layer 1102. The dielectric layer 1102 may be located on a wafer, such as an Si wafer. Aphotoresist 1106 is applied in a positive pattern that protects portions of the metal layer 1104. Then, the metal layer 1104 is etched using an etchant according to the pattern of thephotoresist 1106 leaving metal portions 1108 that may correspond to the electrodes, vias, or metal layers referred to herein. Dielectric 1110 is deposited on the dielectric layer 1102 and the metal portions 1108. Finally, the excess dielectric is etched. For example, the dielectric 1110 is planarized by Chemical Mechanical Planarization (CMP). Because the metal layer 1104 is etched in thisprocess 1100, it may be referred to as a subtractive process. - When an electrode, via, or metal layer is instead composed of Cu, W, or the like, that are more resistant to etching a
damascene process 1200 such as shown inFIG. 12 may be used for metallization. In such aprocess 1200, anetch stop 1204 is deposited on a dielectric layer 1202. The dielectric layer 1202 may be located on a wafer, such as an Si wafer. The material of theetch stop 1204 may differ depending on the metal material to be used. Another dielectric layer 1206 is formed on theetch stop 1204. A photoresist 1208 is applied in a negative pattern that protects portions of the dielectric layer 1206. Then, the dielectric layer 1206 is etched using an etchant according to the pattern of the photoresist 1208 leaving trenches or holes 1210 for electrodes, vias, lines, or metal layers referred to herein.Metal 1212 is deposited on the remaining dielectric layer 1206 and exposedetch stop 1204 to fill the trenches or holes 1210. For example, Cu may be deposited by electroplating. Thereafter, theexcess metal 1212 is removed by CMP to form metal portions 1214 that may correspond to the electrodes, vias, or metal layers referred to herein. A dielectric layer 1216 is deposited over the metal portions 1214 and the remaining dielectric layer 1206. Because theprocess 1200 etches trenches or holes 1210 for the addition ofmetal 1212, it may be referred to as an additive process. - Instead of the single damascene process described above, a duel damascene process may be used. In a dual damascene process, vias and lines (also referred to as electrodes or metal lines herein) may be formed by etching holes and trenches in the dielectric layer, and then metal is deposited in both features so formed. One photoresist and etch step pair may be used to make holes in the dielectric to make connection with an underlying metal, and another photoresist and etch step pair may make trenches for metal lines. The two photoresist and etch steps may be performed in one of two orders-trench first, then make the holes, or makes holes first, then trench-before depositing the metal.
- Regardless of how many insulating layers are included and what process is used for metallization, an
etch stop layer 115 may be formed on the outermost insulating layer, inter-layer dielectric 11. Theetch stop layer 115 may be made of at least one of Aluminum nitride (AlN) or Aluminum oxide (Al2O3). Forming theetch stop layer 115 may include sputtering Aluminum oxide on theinsulting layer 114 under a proper oxygen partial pressure. The sputtered Aluminum oxide may form a film. Forming theetch stop layer 115 may include forming a film on the insulatinglayer 114 made of Aluminum oxide using atomic layer deposition. - Next, a
vertical hinge 152 is formed. That is, thevertical hinge 152 is a hinge that extends perpendicular to a mounting surface of the substrate, such as thesubstrate 111. Thevertical hinge 152 is connected to theelectrode 122. Asacrificial layer 181 made of an inorganic or amorphous material is formed on the insulatinglayer 114, and may be formed on the etch stop layer depending upon the arrangement of the insulatinglayer 114, the electrodes, and the etch stop layer. A movable element, such as the mirror ormirror element 151, is formed on thehinge 152. The formation of avertical hinge 152 and amirror element 151 may performed using any number of techniques. Additional details of one example technique is described in U.S. Pat. No. 7,876,488, the entire content of which is incorporated herein by reference. Subsequently, thesacrificial layer 181 is removed by hydrofluoric acid vapor. - Although the present invention has been described in terms of certain embodiments, it is to be understood that such disclosure is not to be interpreted as limiting. Various alterations and modifications will become apparent to those skilled in the art after reading the disclosure. Accordingly, it is intended that the appended claims be interpreted as covering all alternations and modifications that fall within the scope thereof.
Claims (20)
1. A Micro-Electro-Mechanical Systems (MEMS) device, comprising:
a substrate;
an electronic circuit on the substrate;
an electrode electrically connected to the electronic circuit;
a movable element that is controlled by applying a voltage between the electrode and the movable element;
an insulating layer between the electrode and the electronic circuit, wherein the insulating layer has a via electrically connecting the electrode and the electronic circuit; and
an etch stop layer on the insulating layer, wherein the etch stop layer is made of at least one of Aluminum nitride or Aluminum oxide.
2. The MEMS device of claim 1 , wherein the etch stop layer is between the movable element and the electrode.
3. The MEMS device of claim 2 , further comprising:
a conductive support supporting the movable element, the conductive support mounted on the electrode and extending through the etch stop layer.
4. The MEMS device of claim 1 , wherein the electrode is mounted on the etch stop layer.
5. The MEMS device of claim 1 , wherein the etch stop layer is sputtered Aluminum oxide.
6. The MEMS device of claim 1 , wherein the etch stop layer is a film made of Aluminum oxide formed by atomic layer deposition.
7. The MEMS device of claim 1 , wherein the electrode connected to the via and the via each include tungsten.
8. The MEMS device of claim 1 , wherein the electrode has a dimension along a surface upon which it is mounted that is at least twice a radius of the via with which it is electrically connected.
9. The MEMS device of claim 1 , wherein the movable element is a mirror with a vertical hinge that is perpendicular to a mounting surface of the substrate.
10. The MEMS device of claim 9 , further comprising:
a stopper with the vertical hinge, the stopper extending in parallel with a mounting surface of the substrate, and wherein the stopper has a size sufficient to contact the mirror when the mirror tilts to prevent the mirror from contacting any other portion of the MEMS device.
11. A method for manufacturing a Micro-Electro-Mechanical Systems (MEMS) device on a substrate, the method comprising:
forming an electronic circuit on the substrate;
forming an insulating layer on the substrate;
forming a via comprising a through-hole extending through the insulating layer and filled with an electrically-conductive material that is electrically connected to the electronic circuit;
forming an electrode connected to the via on the insulating layer;
forming an etch stop layer on the insulating layer, the etch stop layer made of at least one of Aluminum nitride or Aluminum oxide;
forming a vertical hinge connected to the electrode;
forming a sacrificial layer on the insulating layer;
forming a movable element connected to the vertical hinge; and
removing the sacrificial layer by hydrofluoric acid vapor.
12. The method of claim 11 , wherein the etch stop layer is formed after forming the electrode such that the etch stop layer is between the movable element and the electrode.
13. The method of claim 12 , wherein the electrode is formed using a damascene process.
14. The method of claim 11 , wherein the electrode is formed after forming the etch stop layer such that the electrode is formed on the etch stop layer.
15. The method of claim 12 , wherein forming the etch stop layer comprises sputtering Aluminum oxide on the insulating layer.
16. The method of claim 12 , wherein forming the etch stop layer comprises forming a film on the insulating layer made of Aluminum oxide using atomic layer deposition.
17. The method of claim 11 , wherein a dimension over which the electrode extends along its mounting surface is more than twice a radius r of the via.
18. The method of claim 11 , wherein forming the via comprises forming the via using a damascene process.
19. The MEMS device of claim 4 , wherein the electrode has a dimension along a surface upon which it is mounted that is at least twice a radius of the via with which it is electrically connected.
20. The MEMS device of claim 4 , wherein the movable element is a mirror with a vertical hinge that is perpendicular to a mounting surface of the substrate.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/257,495 US20210364781A1 (en) | 2018-07-04 | 2019-07-03 | A MEMS Display Device With An Etch-Stop-Layer |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201862694008P | 2018-07-04 | 2018-07-04 | |
PCT/US2019/040543 WO2020010225A1 (en) | 2018-07-04 | 2019-07-03 | A mems display device with an etch-stop-layer |
US17/257,495 US20210364781A1 (en) | 2018-07-04 | 2019-07-03 | A MEMS Display Device With An Etch-Stop-Layer |
Publications (1)
Publication Number | Publication Date |
---|---|
US20210364781A1 true US20210364781A1 (en) | 2021-11-25 |
Family
ID=69060570
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/257,495 Pending US20210364781A1 (en) | 2018-07-04 | 2019-07-03 | A MEMS Display Device With An Etch-Stop-Layer |
Country Status (4)
Country | Link |
---|---|
US (1) | US20210364781A1 (en) |
JP (1) | JP7359359B2 (en) |
CN (1) | CN112368233A (en) |
WO (1) | WO2020010225A1 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102020208290A1 (en) | 2020-07-02 | 2022-01-05 | Robert Bosch Gesellschaft mit beschränkter Haftung | Micromechanical device |
WO2023041250A1 (en) * | 2021-09-20 | 2023-03-23 | Robert Bosch Gmbh | Micromechanical component |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050067633A1 (en) * | 2003-09-29 | 2005-03-31 | Matsushita Electric Industrial Co., Ltd. | Microelectromechanical system and method for fabricating the same |
US20080218844A1 (en) * | 2004-08-14 | 2008-09-11 | Fusao Ishii | MEMS devices with an etch stop layer |
US20080285112A1 (en) * | 2006-08-30 | 2008-11-20 | Fusao Ishii | Mirror device |
US20100033800A1 (en) * | 2005-05-23 | 2010-02-11 | Silicon Quest Kabushiki-Kaisha | Mirror device with flat and smooth mirror surface without protrusion or dip |
US20100053726A1 (en) * | 2003-11-01 | 2010-03-04 | Akira Shirai | Spatial light modulator having capacitor |
US20140264644A1 (en) * | 2013-03-12 | 2014-09-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | MEMS Method and Structure |
US20160216509A1 (en) * | 2015-01-28 | 2016-07-28 | Seiko Epson Corporation | Digital mirror device, method of manufacturing digital mirror device, and image display apparatus |
US20200239303A1 (en) * | 2017-10-23 | 2020-07-30 | Fraunhofer-Gesellschaft Zur Foerderung Der Angewandten Forschung E.V. | Microelectromechanical component and method for producing same |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7160577B2 (en) * | 2002-05-02 | 2007-01-09 | Micron Technology, Inc. | Methods for atomic-layer deposition of aluminum oxides in integrated circuits |
US6917459B2 (en) * | 2003-06-03 | 2005-07-12 | Hewlett-Packard Development Company, L.P. | MEMS device and method of forming MEMS device |
JP4377740B2 (en) * | 2004-04-28 | 2009-12-02 | 株式会社東芝 | Piezoelectric drive type MEMS element and mobile communication device having this piezoelectric drive type MEMS element |
JP2011528449A (en) | 2008-07-15 | 2011-11-17 | フサオ イシイ | Mirror element having a flat mirror without unevenness |
US8390000B2 (en) | 2009-08-28 | 2013-03-05 | Transphorm Inc. | Semiconductor devices with field plates |
US8963159B2 (en) * | 2011-04-04 | 2015-02-24 | Qualcomm Mems Technologies, Inc. | Pixel via and methods of forming the same |
US9969613B2 (en) * | 2013-04-12 | 2018-05-15 | International Business Machines Corporation | Method for forming micro-electro-mechanical system (MEMS) beam structure |
US9680439B2 (en) | 2014-03-26 | 2017-06-13 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Method of fabricating acoustic resonator with planarization layer |
DE102015102374A1 (en) | 2015-02-19 | 2016-08-25 | Osram Opto Semiconductors Gmbh | Method for producing a semiconductor body |
US9859153B1 (en) | 2016-11-14 | 2018-01-02 | Lam Research Corporation | Deposition of aluminum oxide etch stop layers |
-
2019
- 2019-07-03 JP JP2021521938A patent/JP7359359B2/en active Active
- 2019-07-03 US US17/257,495 patent/US20210364781A1/en active Pending
- 2019-07-03 CN CN201980045088.XA patent/CN112368233A/en active Pending
- 2019-07-03 WO PCT/US2019/040543 patent/WO2020010225A1/en active Application Filing
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050067633A1 (en) * | 2003-09-29 | 2005-03-31 | Matsushita Electric Industrial Co., Ltd. | Microelectromechanical system and method for fabricating the same |
US20100053726A1 (en) * | 2003-11-01 | 2010-03-04 | Akira Shirai | Spatial light modulator having capacitor |
US20080218844A1 (en) * | 2004-08-14 | 2008-09-11 | Fusao Ishii | MEMS devices with an etch stop layer |
US20100033800A1 (en) * | 2005-05-23 | 2010-02-11 | Silicon Quest Kabushiki-Kaisha | Mirror device with flat and smooth mirror surface without protrusion or dip |
US20080285112A1 (en) * | 2006-08-30 | 2008-11-20 | Fusao Ishii | Mirror device |
US20140264644A1 (en) * | 2013-03-12 | 2014-09-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | MEMS Method and Structure |
US20160216509A1 (en) * | 2015-01-28 | 2016-07-28 | Seiko Epson Corporation | Digital mirror device, method of manufacturing digital mirror device, and image display apparatus |
US20200239303A1 (en) * | 2017-10-23 | 2020-07-30 | Fraunhofer-Gesellschaft Zur Foerderung Der Angewandten Forschung E.V. | Microelectromechanical component and method for producing same |
Also Published As
Publication number | Publication date |
---|---|
CN112368233A (en) | 2021-02-12 |
WO2020010225A1 (en) | 2020-01-09 |
JP7359359B2 (en) | 2023-10-11 |
JP2021533002A (en) | 2021-12-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6847077B2 (en) | Capacitor for a semiconductor device and method for fabrication therefor | |
KR100486303B1 (en) | Flat type capacitor for integrated circuit and method for manufacturing the same | |
US20210364781A1 (en) | A MEMS Display Device With An Etch-Stop-Layer | |
US7932187B2 (en) | Method for fabricating a semiconductor device | |
US20060240659A1 (en) | Metal interconnection structure of a semiconductor device having low resistance and method of fabricating the same | |
CN109494214B (en) | Connection structure of semiconductor device and manufacturing method thereof | |
US9484398B2 (en) | Metal-insulator-metal (MIM) capacitor | |
US7528907B2 (en) | Methods of forming mirror layers and structures thereof | |
JP7322328B2 (en) | MEMS display device | |
KR100514523B1 (en) | Method for metal interconnection of semiconductor device | |
KR100352304B1 (en) | Semiconductor device and method of manufacturing the same | |
KR100355863B1 (en) | a manufacturing method for lines of semiconductor devices | |
JPH11121612A (en) | Semiconductor device and its manufacture | |
KR20090065529A (en) | Semiconductor device and semiconductor device manufacturing method | |
KR100557612B1 (en) | A method for forming a metal line of a semiconductor device | |
KR100846993B1 (en) | A manufacturing method for wires of semiconductor devices | |
US7115501B2 (en) | Method for fabricating an integrated circuit device with through-plating elements and terminal units | |
KR100211956B1 (en) | Multi- metal wiring structure & method for manufacturing the same | |
KR100458588B1 (en) | Fabrication method of semiconductor device | |
CN117042466A (en) | Resistive memory structure and manufacturing method thereof | |
KR100407809B1 (en) | Method for fabricating semiconductor device | |
KR100440475B1 (en) | Method for fabricating semiconductor device | |
KR100628222B1 (en) | Method for Fabricating Cu Damascene | |
JPH1056022A (en) | Semiconductor device and manufacture thereof | |
KR19990006022A (en) | Metal wiring formation method of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: IGNITE, INC., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ISHII, FUSAO;STONE, VICTOR;TORIKAI, TOSHITAKA;SIGNING DATES FROM 20190620 TO 20190701;REEL/FRAME:055903/0036 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |