US20210143087A1 - Semiconductor device and method of manufacturing semiconductor device - Google Patents

Semiconductor device and method of manufacturing semiconductor device Download PDF

Info

Publication number
US20210143087A1
US20210143087A1 US17/155,248 US202117155248A US2021143087A1 US 20210143087 A1 US20210143087 A1 US 20210143087A1 US 202117155248 A US202117155248 A US 202117155248A US 2021143087 A1 US2021143087 A1 US 2021143087A1
Authority
US
United States
Prior art keywords
plate portion
electronic device
conductive
semiconductor device
top side
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US17/155,248
Other versions
US11715676B2 (en
Inventor
Kenji Nishikawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Amkor Technology Japan Inc
Amkor Technology Singapore Holding Pte Ltd
Original Assignee
Amkor Technology Singapore Holding Pte Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Amkor Technology Singapore Holding Pte Ltd filed Critical Amkor Technology Singapore Holding Pte Ltd
Priority to US17/155,248 priority Critical patent/US11715676B2/en
Assigned to AMKOR TECHNOLOGY JAPAN, INC. reassignment AMKOR TECHNOLOGY JAPAN, INC. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: J-DEVICES CORPORATION
Assigned to Amkor Technology Singapore Holding Pte. Ltd. reassignment Amkor Technology Singapore Holding Pte. Ltd. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: AMKOR TECHNOLOGY JAPAN, INC.
Assigned to J-DEVICES CORPORATION reassignment J-DEVICES CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: NISHIKAWA, KENJI
Publication of US20210143087A1 publication Critical patent/US20210143087A1/en
Application granted granted Critical
Publication of US11715676B2 publication Critical patent/US11715676B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49517—Additional leads
    • H01L23/49524—Additional leads the additional leads being a tape carrier or flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
    • H01L21/4825—Connection or disconnection of other leads to or from flat leads, e.g. wires, bumps, other flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565—Moulds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49517—Additional leads
    • H01L23/4952—Additional leads the additional leads being a bump or a wire
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49562—Geometry of the lead-frame for devices being provided for in H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L24/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L24/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0601—Structure
    • H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061—Disposition
    • H01L2224/0618—Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/06181—On opposite sides of the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199—Material of the matrix
    • H01L2224/2929—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001—Core members of the connector
    • H01L2224/3701—Shape
    • H01L2224/37011—Shape comprising apertures or cavities
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001—Core members of the connector
    • H01L2224/3701—Shape
    • H01L2224/37012—Cross-sectional shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001—Core members of the connector
    • H01L2224/3701—Shape
    • H01L2224/37012—Cross-sectional shape
    • H01L2224/37013—Cross-sectional shape being non uniform along the connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001—Core members of the connector
    • H01L2224/37099—Material
    • H01L2224/371—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/37138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/37147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/401—Disposition
    • H01L2224/40151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/40221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/40245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/4501—Shape
    • H01L2224/45012—Cross-sectional shape
    • H01L2224/45014—Ribbon connectors, e.g. rectangular cross-section
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124—Aluminium (Al) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147—Copper (Cu) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73221—Strap and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73263—Layer and strap connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/83801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/8434—Bonding interfaces of the connector
    • H01L2224/84345—Shape, e.g. interlocking features
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/848—Bonding techniques
    • H01L2224/84801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/848—Bonding techniques
    • H01L2224/84801—Soldering or alloying
    • H01L2224/84815—Reflow soldering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92222—Sequential connecting processes the first connecting process involving a bump connector
    • H01L2224/92224—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a build-up interconnect
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92246—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49503—Lead-frames or other flat leads characterised by the die pad
    • H01L23/49513—Lead-frames or other flat leads characterised by the die pad having bonding material between chip and die pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • H01L24/92—Specific sequence of method steps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1203—Rectifying Diode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]
    • H01L2924/13055—Insulated gate bipolar transistor [IGBT]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/37—Effects of the manufacturing process
    • H01L2924/37001—Yield

Definitions

  • the present disclosure relates, in general, to electronics, and more particularly, to semiconductor packages, structures thereof, and methods of forming semiconductor packages.
  • Prior semiconductor packages and methods for forming semiconductor packages are inadequate, for example resulting in excess cost, poor thermal performance, decreased reliability, relatively low performance, or package sizes that are too large. More particularly, some packaged semiconductor devices include semiconductor devices, such as power discrete metal-oxide semiconductor field effect transistor (MOSFET) devices that use conductive clip structures to electrically connect a current carrying electrode to one or more conductive leads on a conductive substrate structure.
  • MOSFET power discrete metal-oxide semiconductor field effect transistor
  • a solder attach layer has been used to attach a flat plate-like surface of the conductive clip structure to the semiconductor device. This technique has had solder wettability issues, which has resulted in incomplete solder joints or solder voids. Such issues create reliability and yield issues.
  • One prior approach to improve solder wettability has been to add bumps to the bonding surface of the plate-like surface of the conductive clip structure; however, such bumps have not resolved the incomplete solder joints or solder void issues.
  • the present description includes, among other features, a packaged electronic device structure and associated methods that comprise a conductive clip having features that improve solder wettabililty.
  • the features include a shaped plate portion that attaches to the solder layer.
  • the shape includes a convex shape, sloped profile, or sloped shape with respect to the solder layer such that edge portions of the plate portion are vertically spaced to a greater extent than a center portion of the plate portion in a cross-sectional view.
  • the features include through-holes in the plate portion, channel regions, combinations thereof including combinations with the shaped or sloped profile plate portion.
  • the features help facilitate the removal of gas(es), such as air generated during the solder reflow process thereby improving solder wettability and reducing the formation of solder voids.
  • gas(es) such as air generated during the solder reflow process
  • the features include through-holes
  • the solder migrates up into the through-holes to provide an anchoring effect for the conductive clip.
  • the features reduce reliability issues associated with solder overflowing from the connection area of the semiconductor die, which improves reliability.
  • a semiconductor device comprises a substrate including a die pad having a die pad top side and an opposing die pad bottom side, and a lead spaced apart from the die pad.
  • a semiconductor die is attached to the die pad top side, wherein the semiconductor die comprises a die top side, and a die bottom side opposite to die top side connected to the die pad top side.
  • a conductive clip is connected to the semiconductor die and the substrate, wherein the conductive clip comprises a plate portion attached to the die top side with a conductive material, and a clip connecting portion coupled to the plate portion and the lead.
  • the plate portion comprises a lower side having a first sloped profile in a first cross-sectional view such that an outer section of the first sloped profile towards a first edge portion of the plate portion is spaced away from the semiconductor die further than an inner section of the first sloped profile towards a central portion of the plate portion.
  • the lower side of the plate portion comprises channels that intersect each other, and an upper surface of one of the channels comprises the first sloped profile.
  • a packaged electronic device in another example, includes a substrate comprising a die pad having a die pad top side and an opposing die pad bottom side, and a lead spaced apart from the die pad.
  • An electronic device is attached to the die pad top side, wherein the electronic device comprises a device top side, and a device bottom side connected to the die pad top side.
  • a conductive clip is connected to the substrate and the electronic device, wherein the conductive clip comprises a plate portion attached to the device top side with a conductive material, a clip connecting portion coupled to the plate portion and the lead, and channels disposed to extend inward from a lower side of the plate portion above the device top side, wherein the conductive material is disposed within the channels.
  • a method of forming a packaged electronic device includes providing a substrate comprising a die pad having a die pad top side and an opposing die pad bottom side, and a lead spaced apart from the die pad.
  • the method includes attaching an electronic device to the die pad top side, wherein the electronic device comprises a device top side, and a device bottom side opposite to the device top side connected to the die pad top side.
  • the method includes attaching a conductive clip to the electronic device and the substrate, wherein the conductive clip comprises a first portion attached to the device top side with a conductive material, and a second portion coupled to the first portion and the lead.
  • the first portion comprises one or more of a first sloped profile comprising an outer section towards a first edge portion of the first portion and an inner section towards a central portion of the first portion, with outer section spaced away from the electronic device further than the inner section, or channels disposed inward from a lower side of the first portion above the device top side.
  • FIG. 1 illustrates a top plan view of a packaged electronic device of the present description
  • FIG. 2A illustrates a partial cross-sectional view of the packaged electronic device of FIG. 1 taken along reference line 2 A- 2 A;
  • FIG. 2B illustrates a partial cross-sectional view of the packaged electronic device of FIG. 1 taken along reference line 2 ′- 2 ′ in accordance with a first example
  • FIG. 2C illustrates a partial cross-sectional view of the package electronic device of FIG. 1 taken along reference line 2 ′- 2 ′ in accordance with a second example
  • FIG. 3 illustrates a top plan view of a packaged electronic device of the present description
  • FIG. 4 illustrates a partial cross-sectional view of the packaged electronic device of FIG. 3 taken along reference line 4 ′- 4 ′;
  • FIG. 5 illustrates a top plan view of a packaged electronic device of the present description
  • FIG. 6 illustrates a partial cross-sectional view of the packaged electronic device of FIG. 5 taken along reference line 6 ′- 6 ′;
  • FIG. 7 illustrates a top plan view of a packaged electronic device of the present description
  • FIG. 8 illustrates a partial cross-sectional view of the packaged electronic device of FIG. 7 taken along reference line 8 ′- 8 ′;
  • FIG. 9 illustrates a top plan view of a packaged electronic device of the present description
  • FIG. 10 illustrates a partial cross-sectional view of the packaged electronic device of FIG. 9 taken along reference line 10 ′- 10 ′;
  • FIG. 11 illustrates a top plan view of a packaged electronic device of the present description
  • FIG. 12 illustrates a partial cross-sectional view of the packaged electronic device of FIG. 11 taken along reference line 12 ′- 12 ′;
  • FIG. 13 illustrates a top plan view of a packaged electronic device of the present description
  • FIG. 14 illustrates a partial cross-sectional view of the packaged electronic device of FIG. 13 taken along reference line 14 ′- 14 ′;
  • FIG. 15 illustrates a top plan view of a packaged electronic device of the present description
  • FIG. 16 illustrates a partial cross-sectional view of the packaged electronic device of FIG. 15 taken along reference line 16 ′- 16 ′;
  • FIG. 17 illustrates a top plan view of a packaged electronic device of the present description
  • FIG. 18 illustrates a partial cross-sectional view of the packaged electronic device of FIG. 17 taken along reference line 18 ′- 18 ′;
  • FIG. 19 is a flow chart illustrating an example method 900 for manufacturing packaged electronic device structures in accordance with the present description.
  • the terms comprises, comprising, includes, and/or including, when used in this specification, specify the presence of stated features, numbers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, numbers, steps, operations, elements, components, and/or groups thereof. It will be understood that, although the terms first, second, etc. may be used herein to describe various members, elements, regions, layers and/or sections, these members, elements, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one member, element, region, layer and/or section from another.
  • a first member, a first element, a first region, a first layer and/or a first section discussed below could be termed a second member, a second element, a second region, a second layer and/or a second section without departing from the teachings of the present disclosure.
  • Reference to “one example” or “an example” means that a particular feature, structure or characteristic described in connection with the embodiment is included in at least one example of the present invention.
  • appearances of the phrases “in one example” or “in an example” in various places throughout this specification are not necessarily all referring to the same example, but in some cases it may.
  • the use of word about, approximately or substantially means a value of an element is expected to be close to a state value or position. However, as is well known in the art there are always minor variances preventing values or positions from being exactly stated. Unless specified otherwise, as used herein the word over or on includes orientations, placements, or relations where the specified elements can be in direct or indirect physical contact.
  • the term “or” means any one or more of the items in the list joined by “or”.
  • x or y means any element of the three-element set ⁇ (x), (y), (x, y) ⁇ .
  • x, y, or z means any element of the seven-element set ⁇ (x), (y), (z), (x, y), (x, z), (y, z), (x, y, z) ⁇ . It is further understood that the examples illustrated and described hereinafter suitably may have examples and/or may be practiced in the absence of any element that is not specifically disclosed herein.
  • FIG. 1 illustrates a top plan view of an example packaged electronic device structure 10 , such as a packaged semiconductor device 10 in accordance with the present description.
  • the example is illustrated as a power SO8 or SON type packaged semiconductor device structure, but the description is not limited to this type of package and is suitable for other types of packages.
  • FIG. 2A illustrates a partial cross-sectional view of packaged electronic device structure 10 taken along reference line 2 A- 2 A of FIG. 1 . In the example presented in FIG.
  • packaged electronic device structure 10 comprises a substrate 11 , which can include a die pad 110 and conductive leads 112 ; an electronic component 16 , such as an electronic device 16 , semiconductor die 16 , or a semiconductor device 16 ; a conductive clip structure 17 or conductive clip 17 ; a conductive interconnect structure 21 ; and an enclosure structure 36 , such as a package body 36 .
  • Package body 36 is presented in FIG. 1 as transparent to disclose the internal contents of packaged electronic device structure 10 .
  • semiconductor device 16 is attached to die pad 11 with an attachment material 18 and conductive clip 17 is attached to semiconductor device 16 and one or more conductive leads 112 with an attachment material 19 .
  • Conductive interconnect structure 21 electrically connects another portion of semiconductor device 16 to another one of conductive leads 112 .
  • Substrate 11 , conductive clip 17 , conductive interconnect structure 21 , and package body 36 can be referred to as a semiconductor package 190 , and semiconductor package 190 can provide protection for portions semiconductor device 16 from external elements and/or environmental exposure.
  • semiconductor package 190 can provide electrical coupling from external electrical components (not shown) to conductive clip 17 , conductive interconnect structure 21 , and semiconductor device 16 .
  • substrate 11 can comprise a leadframe 11 having die pad 110 and conductive leads 112 spaced apart from die pad 110 .
  • conductive leads 112 are disposed along one side of die pad 110 .
  • conductive leads 112 can be disposed along more than one side of die pad 110 .
  • Die pad 110 has a die pad top side or surface 132 and an opposing die pad bottom side or surface 131 .
  • each conductive lead 112 has a lead top side or surface and an opposing lead bottom side or surface.
  • substrate 11 comprises a conductive material.
  • substrate 11 is a copper-based leadframe (for example, a leadframe comprising copper/iron/phosphorous; 99.8/0.01/0.025), a copper alloy-based leadframe (for example, a leadframe comprising copper/chromium/tin/zinc; 99.0/0.25/0.22), or an alloy 42-based leadframe (for example, a leadframe comprising iron/nickel; 58.0/42.0).
  • substrate 11 can comprise other conductive or non-conductive materials, which may be further plated (in whole or in part) with one or more conductive layers.
  • attachment material 18 can comprise a thermally conductive and electrically conductive material, or a thermally conductive and electrically non-conductive material.
  • attachment material 18 comprises an epoxy-type die attach material.
  • attachment material 18 can be a solder material, such as a solder paste or other materials as known to one of ordinary skill in the art. Attachment material 18 typically functions to both provide mechanical fixation of semiconductor device 16 to die pad 110 and to dissipate heat generated by semiconductor device 16 . In some examples, attachment material 18 can provide an electrical path from die pad 110 to semiconductor device 16 .
  • Semiconductor device 16 or semiconductor die 16 includes a device or die top side 167 , an opposing device or bottom side 168 , and a device or die sidewall 169 located between device top side 167 and device bottom side 168 .
  • die sidewall 169 defines a die perimeter for semiconductor device 16 .
  • device top side 167 can be defined by a conductive layer 165 .
  • device top side 167 can be defined by one or more dielectric layers and one or more conductive layers, which are interconnected to device regions (not shown) disposed within and/or on semiconductor device 16 .
  • device bottom side 168 can be defined by a conductive layer (not shown).
  • Semiconductor device 16 can be a power semiconductor device, such as a metal-oxide-semiconductor field-effect transistor (MOSFET) device, an insulated gate bipolar transistor (IGBT) device, a bipolar transistor device, a diode device, other power devices, or other semiconductor devices as known to those of ordinary skilled in the art.
  • MOSFET metal-oxide-semiconductor field-effect transistor
  • IGBT insulated gate bipolar transistor
  • bipolar transistor device a bipolar transistor device
  • diode device other power devices, or other semiconductor devices as known to those of ordinary skilled in the art.
  • semiconductor device 16 is illustrated as an MOSFET device and conductive layer 165 can be configured as a current carrying electrode, such as a source electrode.
  • Semiconductor device 16 can further include a control electrode 24 electrically connected to at least one of conductive leads 112 using conductive connective structure 21 , such as a conductive wire 21 (illustrated, for example, in FIG.
  • Conductive wire 21 can comprise copper, gold, aluminum, or other conductive materials as known to one of ordinary skill in the art.
  • conductive connective structure 21 can comprise a ribbon bond or other connective structures as known to one of ordinary skill in the art. Conductive connect structure 21 functions to transmit electrical signals to and from semiconductor device 16 .
  • Conductive clip 17 is attached adjacent to, atop, or to device top side 167 of semiconductor device 16 using attachment material 19 , which comprises a conductive material.
  • attachment material 19 is a conductive solder, such as a solder paste, which can be a blend of micro-fine spherical solder powder, flux, and a binder.
  • Conductive clip 17 can comprise copper, a copper alloy, or other materials known to those skilled in the art.
  • Conductive clip 17 comprises a plate portion 170 , a first portion 170 , or a clip top portion 170 , and a clip tail portion 172 , a second portion 172 , or clip connecting portion 172 connected to plate portion 170 .
  • Clip connecting portion 172 is configured to connect to one or more of conductive leads 112 to provide for an electrical connection between semiconductor device 16 and the one or more conductive leads 112 .
  • plate portion 170 and clip connecting portion 172 are an integrated structure formed from a single piece of conductive material.
  • conductive clip 17 comprises through-holes 171 disposed through plate portion 170 of conductive clip 17 .
  • a lower surface 170 C or lower side 170 C of plate portion 170 further comprises a sloped profile 176 , a sloped shape 176 including a convex shape 176 , or a bowed shape 176 in a first cross-sectional view 101 that is generally parallel to the direction that conductive leads 112 extend away from die pad 110 .
  • sloped profile 176 is configured such that an outer section of sloped profile 176 towards one or more edge portions 170 A of plate portion 170 is vertically spaced away from top side 167 of semiconductor device 16 further than an inner section of sloped profile 176 towards center portion 170 B of plate portion 170 .
  • a top surface 170 D or top side 170 D of plate portion 170 can follow or can be similar to the profile of lower side 170 C in one or both of the cross-sectional views 101 and 201 .
  • top side 170 D can have a flat profile in both cross-sectional views 101 and 201 .
  • the configuration of plate portion 170 promotes an increase in the amount of attachment material 19 or solder material 19 between plate portion 170 and semiconductor device 16 thereby improving bond strength.
  • the configuration of plate portion 170 promotes the removal of gas(es) from between plate portion 170 and semiconductor device 16 thereby improving solder wettability and reducing solder voids.
  • conductive material 19 flows into through-holes 171 during processing thereby providing an anchoring effect for conductive clip 17 .
  • the configuration of plate portion 170 further reduces the overflow of conductive material 19 from the connection area thereby reducing the possibility of electrical shorting issues. The above effects improve the yields and reliability of packaged electronic device structure 10 .
  • conductive clip 17 further includes one or more bump structures 15 , which can protrude outward from lower side 170 C of plate portion 170 towards die top side 167 of semiconductor device 16 .
  • Bump structure 15 functions as a stand-off or spacer to provide a vertical gap between semiconductor device 16 and plate portion 170 of conductive clip 17 .
  • a portion of attachment material 19 can be disposed on a lower surface of bump structure 15 and semiconductor device 16 .
  • package body 36 encapsulates semiconductor device 16 , conductive clip 17 , conductive connective structure 21 , and at least portions of substrate 11 .
  • portions of conductive leads 112 are exposed to the outside of package body 36 to facilitate electrical connections to a next level of assembly, such as a printed circuit board.
  • die pad bottom side 131 of die pad 110 can also be exposed to the outside of package body 36 as presented in FIG. 2A .
  • package body 36 can be polymer based composite material, such as epoxy resin with filler, epoxy acrylate with filler, or polymer with proper filler.
  • Package body 36 comprises a non-conductive and environmentally protective material that protects conductive clip 17 , conductive interconnect structure 21 , and semiconductor device 16 from external elements and contaminants.
  • Package body 36 may be formed using paste printing, compressive molding, transfer molding, over-molding, liquid encapsulant molding, vacuum lamination, other suitable applicator, or other processes as known to those of skill in the art.
  • package body 36 is an epoxy mold compound (“EMC”) and can be formed using transfer or injection molding techniques.
  • FIG. 2B illustrates a partial cross-sectional of package electronic device 10 taken along reference line 2 ′- 2 ′ of FIG. 1 in accordance with a first example.
  • lower side 170 C of plate portion 170 comprises a substantially flat profile 186 in a second cross-sectional view 201 that is generally perpendicular to the direction that conductive leads 112 extend away from die pad 110 .
  • lower side 170 C of plate portion 170 comprises a sloped profile 176 in the first cross-section view 101 as presented in FIG. 2A and comprises a generally flat profile 186 in the second cross-sectional view 201 of FIG. 2B .
  • top side 170 D of plate portion 170 can follow or can be similar to the profile of lower side 170 C in one or both of the cross-sectional views 101 and 201 .
  • FIG. 2C illustrates a partial cross-sectional view of packaged electronic device structure 10 taken along reference line 2 ′- 2 ′ of FIG. 1 in accordance with a second example.
  • lower side 170 C of plate portion 170 comprises a sloped profile 187 in the second cross-section view 201 . That is, in the example of FIGS. 2A and 2C , lower side 170 C of plate portion 170 comprises a sloped profile 176 in the first cross-section view 101 as presented in FIG. 2A and comprises a sloped profile 187 in the second cross-sectional view 201 of FIG. 2C .
  • sloped profile 187 can be similar to sloped provide 176 .
  • top side 170 D of plate portion 170 can follow or can be similar to the profile of lower side 170 C in one or both of the cross-sectional views 101 and 201 .
  • FIG. 3 illustrates a top plan view of an example packaged electronic device structure 30 , such as a packaged semiconductor device 30 in accordance with the present description.
  • FIG. 4 illustrates a partial cross-sectional view of packaged electronic device structure 30 taken along reference line 4 ′- 4 ′ of FIG. 3 .
  • Packaged electronic device structure 30 is similar in some respects to packaged electronic device structure 10 , and only the differences will be presented herein.
  • plate portion 170 comprises a plurality of through-holes 171 distributed in columns where adjacent columns can be provided in an offset configuration.
  • through-holes 171 are rounded in shape and can have similar or different diameters with respect to each other. As presented in FIG.
  • plate portion 170 is further provided with a plurality of bump structures 15 that are proximate to edges of plate portion 170 .
  • through-holes 171 are distributed inward from bump structures 15 as generally illustrated in FIG. 3 .
  • lower side 170 C plate portion 170 comprises substantially flat profile 186 in the second cross-sectional view 201 .
  • lower side 170 C of plate portion 170 can have sloped profile 187 as presented in FIG. 2C in the second cross-sectional view 201 .
  • conductive plate 170 can have sloped profile 176 in the first cross-sectional view 101 as presented in FIG. 2A .
  • top side 170 D of plate portion 170 can follow or can be similar to the profile of lower side 170 C in one or both of the cross-sectional views 101 and 201 .
  • the features of conductive clip 17 of packaged electronic device structure 30 have similar benefits as described previously with packaged electronic device structure 10 .
  • FIG. 5 illustrates a top plan view of an example packaged electronic device structure 50 , such as a packaged semiconductor device 50 in accordance with the present description.
  • FIG. 6 illustrates a partial cross-sectional view of packaged electronic device structure 50 taken along reference line 6 ′- 6 ′ of FIG. 5 .
  • Packaged electronic device structure 50 is similar in some respects to packaged electronic device structure 10 , and only the differences will be presented herein.
  • plate portion 170 comprises a plurality of through-holes 171 distributed in an N ⁇ M matrix configuration, such as the 5 ⁇ 8 matrix presented in FIG. 5 .
  • through-holes 171 are rounded in shape and can have similar or different diameters with respect to each other. As presented in FIG.
  • plate portion 170 is further provided with a plurality of bump structures 15 that are proximate to edges of plate portion 170 .
  • through-holes 171 are distributed inward from bump structure 15 as generally illustrated in FIG. 5 .
  • some of through-holes 171 are disposed so as to enclose portions of each bump structure 15 as generally illustrated in FIG. 5 .
  • through-holes 171 can be deposed proximate to four corners of each bump structure 15 .
  • plate portion 170 comprises substantially flat profile 186 in the second cross-sectional view 201 .
  • plate portion 170 can have sloped profile 187 as presented in FIG.
  • plate portion 170 can have sloped profile 176 in the first cross-sectional view 101 as presented in FIG. 2A .
  • top side 170 D of plate portion 170 can follow or can be similar to the profile of lower side 170 C in one or both of the cross-sectional views 101 and 201 .
  • the features of conductive clip 17 of packaged electronic device structure 50 have similar benefits as described previously with packaged electronic device structure 10 .
  • FIG. 7 illustrates a top plan view of an example packaged electronic device structure 70 , such as a packaged semiconductor device 70 in accordance with the present description.
  • FIG. 8 illustrates a partial cross-sectional view of packaged electronic device structure 70 taken along reference line 8 ′- 8 ′ of FIG. 7 .
  • Packaged electronic device structure 70 is similar in some respects to packaged electronic device structure 10 , and only the differences will be presented herein.
  • plate portion 170 comprises a plurality of channels 179 that extend vertically and horizontally across plate portion 170 extending inward from lower side 170 C of plate portion 170 . In some examples, channels 179 do not extend all the way through plate portion 170 to provide a waffle-like pattern. As presented in FIG.
  • plate portion 170 comprises substantially flat profile 186 in the second cross-sectional view 201 .
  • lower side 170 C of plate portion 170 can have sloped profile 187 as presented in FIG. 2C in the second cross-sectional view 201 .
  • plate portion 170 can have sloped profile 176 in the first cross-sectional view 101 as presented in FIG. 2A .
  • top side 170 D of plate portion 170 can follow or can be similar to the profile of lower side 170 C in one or both of the cross-sectional views 101 and 201 .
  • the features of conductive clip 17 of packaged electronic device structure 70 have similar benefits as described previously with packaged electronic device structure 10 .
  • FIG. 9 illustrates a top plan view of an example packaged electronic device structure 90 , such as a packaged semiconductor device 90 in accordance with the present description.
  • FIG. 10 illustrates a partial cross-sectional view of packaged electronic device structure 90 taken along reference line 10 ′- 10 ′ of FIG. 9 .
  • Packaged electronic device structure 90 is similar in some respects to packaged electronic device structure 10 and packaged electronic device structure 70 , and only the differences will be presented herein.
  • plate portion 170 comprises a plurality of channels 179 that extend vertically and horizontally across plate portion 170 extending inward from lower side 170 C of plate portion 170 .
  • plate portion 170 comprises through-holes 171 disposed above some of channels 179 such that portions of channels 179 are connected to the outside through top side 170 D of plate portion 170 .
  • channels 179 do not extend all the way through plate portion 170 to provide a waffle-like pattern.
  • through-holes 171 are disposed above where a vertically oriented channel 179 crosses a horizontally oriented channel 179 as generally illustrated in FIG. 9 .
  • plate portion 170 comprises substantially flat profile 186 in the second cross-sectional view 201 .
  • lower side 170 A plate portion 170 can have sloped profile 187 as presented in FIG. 2C in the second cross-sectional view 201 .
  • plate portion 170 can have sloped profile 176 in the first cross-sectional view 101 as presented in FIG. 2A .
  • top side 170 D of plate portion 170 can follow or can be similar to the profile of lower side 170 C in one or both of the cross-sectional views 101 and 201 .
  • the features of conductive clip 17 of packaged electronic device structure 90 have similar benefits as described previously with packaged electronic device structure 10 .
  • FIG. 11 illustrates a top plan view of a packaged electronic device structure 111 , such as a packaged semiconductor device 111 in accordance with the present description.
  • FIG. 12 illustrates a partial cross-sectional view of packaged electronic device structure 111 taken along reference line 12 ′- 12 ′ of FIG. 11 .
  • Packaged electronic device structure 111 is similar in some respects to packaged electronic device structure 10 , and only the differences will be presented herein.
  • conductive clip 17 comprises a single through-hole 171 substantially centrally located within plate portion 170 .
  • through-hole 171 is configured having a sloped sidewall shape 191 that provides through-hole 171 with a conical shape 192 .
  • lower side 170 C of plate portion 170 comprises a sloped profile 176 in the first cross-sectional view 101 (see e.g., FIG. 2A ) and a sloped profile 187 in the second cross-sectional view 102 as presented in FIG. 12 .
  • top side 170 D of plate portion 170 can follow or can be similar to the profile of lower side 170 C in one or both of the cross-sectional views 101 and 201 .
  • the features of conductive clip 17 of packaged electronic device structure 111 have similar benefits as described previously with packaged electronic device structure 10 .
  • conical shape 192 provides for further anchoring of conductive clip 17 to semiconductor device 16 .
  • FIG. 13 illustrates a top plan view of a packaged electronic device structure 130 , such as a packaged semiconductor device 130 in accordance with the present description.
  • FIG. 14 illustrates a partial cross-sectional view of packaged electronic device structure 130 taken along reference line 14 ′- 14 ′ of FIG. 13 .
  • Packaged electronic device structure 130 is similar in some respects to packaged electronic device structure 10 and package electronic structure device 70 , and only the differences will be presented herein.
  • conductive clip 17 comprises a plurality of channels 179 extending inward from lower side 170 C of plate portion 170 .
  • the plurality of channels 179 comprises a star-like pattern with all channels 179 meeting in a substantially centrally located portion 179 A.
  • a first portion of lower side 170 C of plate portion defines the top or upper surface of the plurality of channels 179 and comprises sloped profile 187 as presented in FIG. 14 .
  • Portions 170 E of plate portion 170 are disposed between the plurality of channels 179 and a second portion of lower sides 170 C of portions 170 E can comprise substantially flat profile 186 as presented, for example, in FIG. 2B .
  • eight channels 179 are presented in FIG. 13 , it is understood that a larger or smaller number of channels 179 can be used.
  • the features of conductive clip 17 of packaged electronic device structure 130 have similar benefits as described previously with packaged electronic device structure 10 .
  • FIG. 15 illustrates a top plan view of a packaged electronic device structure 150 , such as a packaged semiconductor device 150 in accordance with the present description.
  • FIG. 16 illustrates a partial cross-sectional view of packaged electronic device structure 150 taken along reference line 16 ′- 16 ′ of FIG. 15 .
  • Packaged electronic device structure 150 is similar in some respects to packaged electronic device structure 10 and package electronic device structure 130 , and only the differences will be presented herein.
  • conductive clip 17 further comprises a through-hole 171 disposed above portion 179 A of plate portion 170 where channels 179 meet.
  • the features of conductive clip 17 of packaged electronic device structure 150 have similar benefits as described previously with packaged electronic device structure 10 .
  • FIG. 17 illustrates a top plan view of a packaged electronic device structure 270 , such as a packaged semiconductor device 270 .
  • FIG. 18 illustrates a partial cross-sectional view of packaged electronic device structure 270 taken along reference line 18 ′- 18 ′ of FIG. 17 .
  • Packaged electronic device structure 270 is similar in some respects to packaged electronic device structure 150 , packaged electronic device structure 130 , and packaged electronic device structure 10 , and only the differences will be presented herein.
  • channels 179 A comprise a shape in the top plan view that fans-out from through-hole 171 to the edges of plate portion 170 .
  • each channel 179 has a width 1791 proximate to through-hole 171 that is smaller than a width 1792 proximate to edges of plate portion 170 .
  • the features of conductive clip 17 of packaged electronic device structure 270 have similar benefits as described previously with packaged electronic device structure 10 .
  • FIG. 19 is a flow chart illustrating an example method 900 for manufacturing packaged electronic device structures in accordance with the present description.
  • the packaged electronic device structures of method 900 can be similar to one or more of packaged electronic device structures 10 , 30 , 50 , 70 , 90 , 111 , 130 , and/or 270 as presented in FIGS. 1-18 herein, or variations or combinations thereof.
  • Block S 910 of method 900 comprises providing a substrate, such as a leadframe having a die pad and leads.
  • the substrate can be similar to substrate 11 having die pad 110 and conductive leads 112 as presented in FIGS. 1-18 .
  • the substrate is a copper-based leadframe (for example, a leadframe comprising copper/iron/phosphorous; 99.8/0.01/0.025), a copper alloy-based leadframe (for example, a leadframe comprising copper/chromium/tin/zinc; 99.0/0.25/0.22), or an alloy 42-based leadframe (for example, a leadframe comprising iron/nickel; 58.0/42.0).
  • the substrate can comprise other conductive or non-conductive materials, which may be further plated (in whole or in part) with one or more conductive layers.
  • the substrate can be formed using masking and etching techniques, stamping techniques, or other techniques as known to one of ordinary skill in the art.
  • Block S 920 of method 900 comprises attaching an electronic component to a surface of the substrate with an attachment material.
  • the electronic component can be similar to semiconductor device 16 , which can be attached to a die pad top side 132 of die pad 110 with attachment material 18 as presented in FIGS. 1-18 .
  • the attachment material can comprise a thermally conductive and electrically conductive material, or a thermally conductive and electrically non-conductive material.
  • the attachment material comprises an epoxy-type die attach material.
  • the attachment material can be a solder material, such as a solder paste or other materials as known to one of ordinary skill in the art.
  • Block S 930 of method 900 comprises attaching a conductive clip to the electronic device to provide a sub-assembly structure.
  • the conductive clip can be similar to conductive clips 17 presented in FIGS. 1-18 having one or more of the described features that improve the attachment characteristics of conductive clip 17 to semiconductor device 16 .
  • Such features include, for example, one or more of sloped profiles, such as sloped profiles 176 , 187 presented in FIGS. 2A, 2B, 12, 14, 16, and 18 ; through-holes, such as through-holes 171 presented in FIGS. 1, 2A-2C, 3-6, 8-12, and 15-18 , channels, such as channels 179 presented in FIGS.
  • the conductive clip is attached to the electronic device using a solder material.
  • the solder material can be deposited on a surface of the electronic device and then the conductive clip is placed into contact with the solder material to provide a sub-assembly structure.
  • Block S 940 of method 900 comprises exposing the sub-assembly structure to an elevated to temperature to reflow the conductive material thereby forming a bond between the conductive clip and the electronic device.
  • the feature(s) of the conductive clip (including those presented in FIGS. 1-18 ) promote(s) an increase in the amount of conductive material or solder material between the conductive clip and the electronic device thereby improving bond strength.
  • the features of the conductive clip (including those presented in FIGS. 1-18 ) promote the removal of gas(es) or voids from between conductive clip and the electronic device thereby improving solder wettability.
  • the conductive material flows into the through-holes during processing thereby providing an anchoring effect for conductive clip to the electronic device Moreover, the conductive clip further reduces the overflow of conductive material from the connection area thereby reducing the possibility of electrical shorting issues. The above effects improve the yields and reliability of the packaged electronic device.
  • Block S 950 of method 900 comprises attaching a conductive connective structure to the substrate and the electronic device.
  • a conductive connective structure such as conductive wire 21 can be attached to pad 24 on semiconductor device 16 and to one of conductive leads 112 as generally presented and described herein.
  • the conductive wire can be provided using wire bonding techniques with wire comprising copper, gold, aluminum, or other conductive materials as known to one of ordinary skill in the art.
  • Block S 960 of method 900 comprises encapsulating the sub-assembly with a package body.
  • the package body can be similar to package body 36 presented and described herein.
  • the package body can be polymer based composite material, such as epoxy resin with filler, epoxy acrylate with filler, or polymer with proper filler.
  • the package body comprises a non-conductive and environmentally protective material that protects the conductive clip, the conductive interconnect structure, and the electronic device from external elements and contaminants.
  • the package body may be formed using paste printing, compressive molding, transfer molding, over-molding, liquid encapsulant molding, vacuum lamination, other suitable applicator, or other processes as known to those of skill in the art.
  • the package body is an epoxy mold compound (“EMC”) and can be formed using transfer or injection molding techniques.
  • EMC epoxy mold compound
  • a packaged electronic device structure and associated methods have been described that comprise a conductive clip having one or more features that improve the bond integrity between the conductive clip and an electronic device.
  • the conductive clip comprises a sloped profile in cross-sectional view.
  • the conductive clip comprises a plurality of channels extending inward from a lower side of the conductive clip.
  • the channels have a fan-out pattern and can also have sloped shapes in cross-sectional view.
  • the conductive clip can comprise one or more through-holes.
  • the through-hole can be of a conical shape to further provide an anchoring feature.
  • the features can be combined with each other.
  • the conductive clips can be incorporated into standard manufacturing flows to provide cost effective integration.
  • inventive aspects may lie in less than all features of a single foregoing disclosed example.
  • inventive aspects may lie in less than all features of a single foregoing disclosed example.
  • the hereinafter expressed claims are hereby expressly incorporated into this Detailed Description of the Drawings, with each claim standing on its own as a separate example of the invention.
  • some examples described herein include some, but not other features included in other examples, combinations of features of different examples are meant to be within the scope of the invention and meant to form different examples as would be understood by those skilled in the art.

Abstract

A packaged electronic device includes a substrate comprising a die pad and a lead spaced apart from the die. An electronic device is attached to the die pad top side. A conductive clip is connected to the substrate and the electronic device, and the conductive clip comprises a plate portion attached to the device top side with a conductive material, a clip connecting portion connected to the plate portion and the lead, and channels disposed to extend inward from a lower side of the plate portion above the device top side. The conductive material is disposed within the channels. In another example, the plate portion comprises a lower side having a first sloped profile in a first cross-sectional view such that an outer section of the first sloped profile towards a first edge portion of the plate portion is spaced away from the electronic device further than an inner section of the first sloped profile towards a central portion of the plate portion. Other examples and related methods are also disclosed herein.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • The present application is a continuation application of co-pending U.S. patent application Ser. No. 16/431,691 filed on Jun. 4, 2019, the contents of which in its entirety are herein incorporated by reference.
    • BACKGROUND OF THE DISCLOSURE
  • The present disclosure relates, in general, to electronics, and more particularly, to semiconductor packages, structures thereof, and methods of forming semiconductor packages.
  • Prior semiconductor packages and methods for forming semiconductor packages are inadequate, for example resulting in excess cost, poor thermal performance, decreased reliability, relatively low performance, or package sizes that are too large. More particularly, some packaged semiconductor devices include semiconductor devices, such as power discrete metal-oxide semiconductor field effect transistor (MOSFET) devices that use conductive clip structures to electrically connect a current carrying electrode to one or more conductive leads on a conductive substrate structure. Typically, a solder attach layer has been used to attach a flat plate-like surface of the conductive clip structure to the semiconductor device. This technique has had solder wettability issues, which has resulted in incomplete solder joints or solder voids. Such issues create reliability and yield issues. One prior approach to improve solder wettability has been to add bumps to the bonding surface of the plate-like surface of the conductive clip structure; however, such bumps have not resolved the incomplete solder joints or solder void issues.
  • Accordingly, it is desirable to have a package structure and a method that provides a packaged electronic device that overcomes the shortcomings of the prior art. It is also desirable for the structure and method to be easily incorporated into manufacturing flows, accommodate multiple die interconnect schemes, and to be cost effective.
    • BRIEF SUMMARY
  • The present description includes, among other features, a packaged electronic device structure and associated methods that comprise a conductive clip having features that improve solder wettabililty. In some examples, the features include a shaped plate portion that attaches to the solder layer. In some examples, the shape includes a convex shape, sloped profile, or sloped shape with respect to the solder layer such that edge portions of the plate portion are vertically spaced to a greater extent than a center portion of the plate portion in a cross-sectional view. In other examples, the features include through-holes in the plate portion, channel regions, combinations thereof including combinations with the shaped or sloped profile plate portion. The features help facilitate the removal of gas(es), such as air generated during the solder reflow process thereby improving solder wettability and reducing the formation of solder voids. In addition, when the features include through-holes, the solder migrates up into the through-holes to provide an anchoring effect for the conductive clip. Further, the features reduce reliability issues associated with solder overflowing from the connection area of the semiconductor die, which improves reliability.
  • More particularly, in one example, a semiconductor device comprises a substrate including a die pad having a die pad top side and an opposing die pad bottom side, and a lead spaced apart from the die pad. A semiconductor die is attached to the die pad top side, wherein the semiconductor die comprises a die top side, and a die bottom side opposite to die top side connected to the die pad top side. A conductive clip is connected to the semiconductor die and the substrate, wherein the conductive clip comprises a plate portion attached to the die top side with a conductive material, and a clip connecting portion coupled to the plate portion and the lead. The plate portion comprises a lower side having a first sloped profile in a first cross-sectional view such that an outer section of the first sloped profile towards a first edge portion of the plate portion is spaced away from the semiconductor die further than an inner section of the first sloped profile towards a central portion of the plate portion. In an additional example, the lower side of the plate portion comprises channels that intersect each other, and an upper surface of one of the channels comprises the first sloped profile.
  • In another example, a packaged electronic device includes a substrate comprising a die pad having a die pad top side and an opposing die pad bottom side, and a lead spaced apart from the die pad. An electronic device is attached to the die pad top side, wherein the electronic device comprises a device top side, and a device bottom side connected to the die pad top side. A conductive clip is connected to the substrate and the electronic device, wherein the conductive clip comprises a plate portion attached to the device top side with a conductive material, a clip connecting portion coupled to the plate portion and the lead, and channels disposed to extend inward from a lower side of the plate portion above the device top side, wherein the conductive material is disposed within the channels.
  • In a further example, a method of forming a packaged electronic device includes providing a substrate comprising a die pad having a die pad top side and an opposing die pad bottom side, and a lead spaced apart from the die pad. The method includes attaching an electronic device to the die pad top side, wherein the electronic device comprises a device top side, and a device bottom side opposite to the device top side connected to the die pad top side. The method includes attaching a conductive clip to the electronic device and the substrate, wherein the conductive clip comprises a first portion attached to the device top side with a conductive material, and a second portion coupled to the first portion and the lead. The first portion comprises one or more of a first sloped profile comprising an outer section towards a first edge portion of the first portion and an inner section towards a central portion of the first portion, with outer section spaced away from the electronic device further than the inner section, or channels disposed inward from a lower side of the first portion above the device top side.
  • Other examples are included in the present disclosure. Such examples may be found in the figures, in the claims, and/or in the description of the present disclosure.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 illustrates a top plan view of a packaged electronic device of the present description;
  • FIG. 2A illustrates a partial cross-sectional view of the packaged electronic device of FIG. 1 taken along reference line 2A-2A;
  • FIG. 2B illustrates a partial cross-sectional view of the packaged electronic device of FIG. 1 taken along reference line 2′-2′ in accordance with a first example;
  • FIG. 2C illustrates a partial cross-sectional view of the package electronic device of FIG. 1 taken along reference line 2′-2′ in accordance with a second example;
  • FIG. 3 illustrates a top plan view of a packaged electronic device of the present description;
  • FIG. 4 illustrates a partial cross-sectional view of the packaged electronic device of FIG. 3 taken along reference line 4′-4′;
  • FIG. 5 illustrates a top plan view of a packaged electronic device of the present description;
  • FIG. 6 illustrates a partial cross-sectional view of the packaged electronic device of FIG. 5 taken along reference line 6′-6′;
  • FIG. 7 illustrates a top plan view of a packaged electronic device of the present description;
  • FIG. 8 illustrates a partial cross-sectional view of the packaged electronic device of FIG. 7 taken along reference line 8′-8′;
  • FIG. 9 illustrates a top plan view of a packaged electronic device of the present description;
  • FIG. 10 illustrates a partial cross-sectional view of the packaged electronic device of FIG. 9 taken along reference line 10′-10′;
  • FIG. 11 illustrates a top plan view of a packaged electronic device of the present description;
  • FIG. 12 illustrates a partial cross-sectional view of the packaged electronic device of FIG. 11 taken along reference line 12′-12′;
  • FIG. 13 illustrates a top plan view of a packaged electronic device of the present description;
  • FIG. 14 illustrates a partial cross-sectional view of the packaged electronic device of FIG. 13 taken along reference line 14′-14′;
  • FIG. 15 illustrates a top plan view of a packaged electronic device of the present description;
  • FIG. 16 illustrates a partial cross-sectional view of the packaged electronic device of FIG. 15 taken along reference line 16′-16′;
  • FIG. 17 illustrates a top plan view of a packaged electronic device of the present description;
  • FIG. 18 illustrates a partial cross-sectional view of the packaged electronic device of FIG. 17 taken along reference line 18′-18′; and
  • FIG. 19 is a flow chart illustrating an example method 900 for manufacturing packaged electronic device structures in accordance with the present description.
    •
  • For simplicity and clarity of the illustration, elements in the figures are not necessarily drawn to scale, and the same reference numbers in different figures denote the same elements. Additionally, descriptions and details of well-known steps and elements are omitted for simplicity of the description. As used herein, the term and/or includes any and all combinations of one or more of the associated listed items. In addition, the terminology used herein is for the purpose of describing particular example embodiments only and is not intended to be limiting of the disclosure. As used herein, the singular forms are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms comprises, comprising, includes, and/or including, when used in this specification, specify the presence of stated features, numbers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, numbers, steps, operations, elements, components, and/or groups thereof. It will be understood that, although the terms first, second, etc. may be used herein to describe various members, elements, regions, layers and/or sections, these members, elements, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one member, element, region, layer and/or section from another. Thus, for example, a first member, a first element, a first region, a first layer and/or a first section discussed below could be termed a second member, a second element, a second region, a second layer and/or a second section without departing from the teachings of the present disclosure. Reference to “one example” or “an example” means that a particular feature, structure or characteristic described in connection with the embodiment is included in at least one example of the present invention. Thus, appearances of the phrases “in one example” or “in an example” in various places throughout this specification are not necessarily all referring to the same example, but in some cases it may. Furthermore, the particular features, structures or characteristics may be combined in any suitable manner, as would be apparent to one of ordinary skill in the art, in one or more example embodiments. Additionally, the term while means a certain action occurs at least within some portion of a duration of the initiating action. The use of word about, approximately or substantially means a value of an element is expected to be close to a state value or position. However, as is well known in the art there are always minor variances preventing values or positions from being exactly stated. Unless specified otherwise, as used herein the word over or on includes orientations, placements, or relations where the specified elements can be in direct or indirect physical contact. The term “or” means any one or more of the items in the list joined by “or”. As an example, “x or y” means any element of the three-element set {(x), (y), (x, y)}. As another example, “x, y, or z” means any element of the seven-element set {(x), (y), (z), (x, y), (x, z), (y, z), (x, y, z)}. It is further understood that the examples illustrated and described hereinafter suitably may have examples and/or may be practiced in the absence of any element that is not specifically disclosed herein.
    • DETAILED DESCRIPTION OF THE DRAWINGS
  • FIG. 1 illustrates a top plan view of an example packaged electronic device structure 10, such as a packaged semiconductor device 10 in accordance with the present description. The example is illustrated as a power SO8 or SON type packaged semiconductor device structure, but the description is not limited to this type of package and is suitable for other types of packages. FIG. 2A illustrates a partial cross-sectional view of packaged electronic device structure 10 taken along reference line 2A-2A of FIG. 1. In the example presented in FIG. 1, packaged electronic device structure 10 comprises a substrate 11, which can include a die pad 110 and conductive leads 112; an electronic component 16, such as an electronic device 16, semiconductor die 16, or a semiconductor device 16; a conductive clip structure 17 or conductive clip 17; a conductive interconnect structure 21; and an enclosure structure 36, such as a package body 36. Package body 36 is presented in FIG. 1 as transparent to disclose the internal contents of packaged electronic device structure 10. In the present example and as presented in FIG. 2A, semiconductor device 16 is attached to die pad 11 with an attachment material 18 and conductive clip 17 is attached to semiconductor device 16 and one or more conductive leads 112 with an attachment material 19. Conductive interconnect structure 21 electrically connects another portion of semiconductor device 16 to another one of conductive leads 112.
  • Substrate 11, conductive clip 17, conductive interconnect structure 21, and package body 36 can be referred to as a semiconductor package 190, and semiconductor package 190 can provide protection for portions semiconductor device 16 from external elements and/or environmental exposure. In addition, semiconductor package 190 can provide electrical coupling from external electrical components (not shown) to conductive clip 17, conductive interconnect structure 21, and semiconductor device 16.
  • As presented in FIGS. 1 and 2A, substrate 11 can comprise a leadframe 11 having die pad 110 and conductive leads 112 spaced apart from die pad 110. In some examples, conductive leads 112 are disposed along one side of die pad 110. In other examples, conductive leads 112 can be disposed along more than one side of die pad 110. Die pad 110 has a die pad top side or surface 132 and an opposing die pad bottom side or surface 131. In addition, each conductive lead 112 has a lead top side or surface and an opposing lead bottom side or surface. In some examples, substrate 11 comprises a conductive material. In some examples, substrate 11 is a copper-based leadframe (for example, a leadframe comprising copper/iron/phosphorous; 99.8/0.01/0.025), a copper alloy-based leadframe (for example, a leadframe comprising copper/chromium/tin/zinc; 99.0/0.25/0.22), or an alloy 42-based leadframe (for example, a leadframe comprising iron/nickel; 58.0/42.0). In other examples, substrate 11 can comprise other conductive or non-conductive materials, which may be further plated (in whole or in part) with one or more conductive layers.
  • In the present example, semiconductor device 16 is mounted adjacent to or atop die pad top side 132 of die pad 110 using attachment material 18, which can comprise a thermally conductive and electrically conductive material, or a thermally conductive and electrically non-conductive material. In some examples, attachment material 18 comprises an epoxy-type die attach material. In other examples, attachment material 18 can be a solder material, such as a solder paste or other materials as known to one of ordinary skill in the art. Attachment material 18 typically functions to both provide mechanical fixation of semiconductor device 16 to die pad 110 and to dissipate heat generated by semiconductor device 16. In some examples, attachment material 18 can provide an electrical path from die pad 110 to semiconductor device 16.
  • Semiconductor device 16 or semiconductor die 16 includes a device or die top side 167, an opposing device or bottom side 168, and a device or die sidewall 169 located between device top side 167 and device bottom side 168. In the present embodiment, die sidewall 169 defines a die perimeter for semiconductor device 16. In some examples, device top side 167 can be defined by a conductive layer 165. In other examples, device top side 167 can be defined by one or more dielectric layers and one or more conductive layers, which are interconnected to device regions (not shown) disposed within and/or on semiconductor device 16. In some examples, device bottom side 168 can be defined by a conductive layer (not shown). Semiconductor device 16 can be a power semiconductor device, such as a metal-oxide-semiconductor field-effect transistor (MOSFET) device, an insulated gate bipolar transistor (IGBT) device, a bipolar transistor device, a diode device, other power devices, or other semiconductor devices as known to those of ordinary skilled in the art. In the present example, semiconductor device 16 is illustrated as an MOSFET device and conductive layer 165 can be configured as a current carrying electrode, such as a source electrode. Semiconductor device 16 can further include a control electrode 24 electrically connected to at least one of conductive leads 112 using conductive connective structure 21, such as a conductive wire 21 (illustrated, for example, in FIG. 1) provided using, for example, wire bonding techniques. Conductive wire 21 can comprise copper, gold, aluminum, or other conductive materials as known to one of ordinary skill in the art. In other examples, conductive connective structure 21 can comprise a ribbon bond or other connective structures as known to one of ordinary skill in the art. Conductive connect structure 21 functions to transmit electrical signals to and from semiconductor device 16.
  • Conductive clip 17 is attached adjacent to, atop, or to device top side 167 of semiconductor device 16 using attachment material 19, which comprises a conductive material. In some examples, attachment material 19 is a conductive solder, such as a solder paste, which can be a blend of micro-fine spherical solder powder, flux, and a binder. Conductive clip 17 can comprise copper, a copper alloy, or other materials known to those skilled in the art. Conductive clip 17 comprises a plate portion 170, a first portion 170, or a clip top portion 170, and a clip tail portion 172, a second portion 172, or clip connecting portion 172 connected to plate portion 170. Clip connecting portion 172 is configured to connect to one or more of conductive leads 112 to provide for an electrical connection between semiconductor device 16 and the one or more conductive leads 112. In some examples, plate portion 170 and clip connecting portion 172 are an integrated structure formed from a single piece of conductive material.
  • In accordance with the present description and the present example, conductive clip 17 comprises through-holes 171 disposed through plate portion 170 of conductive clip 17. As illustrated in FIG. 2A, a lower surface 170C or lower side 170C of plate portion 170 further comprises a sloped profile 176, a sloped shape 176 including a convex shape 176, or a bowed shape 176 in a first cross-sectional view 101 that is generally parallel to the direction that conductive leads 112 extend away from die pad 110. In some examples, sloped profile 176 is configured such that an outer section of sloped profile 176 towards one or more edge portions 170A of plate portion 170 is vertically spaced away from top side 167 of semiconductor device 16 further than an inner section of sloped profile 176 towards center portion 170B of plate portion 170. In some examples, a top surface 170D or top side 170D of plate portion 170 can follow or can be similar to the profile of lower side 170C in one or both of the cross-sectional views 101 and 201. In other examples, top side 170D can have a flat profile in both cross-sectional views 101 and 201.
  • In accordance with the present description, the configuration of plate portion 170 promotes an increase in the amount of attachment material 19 or solder material 19 between plate portion 170 and semiconductor device 16 thereby improving bond strength. In addition, during the process to reflow attachment material 19, the configuration of plate portion 170 promotes the removal of gas(es) from between plate portion 170 and semiconductor device 16 thereby improving solder wettability and reducing solder voids. Further, conductive material 19 flows into through-holes 171 during processing thereby providing an anchoring effect for conductive clip 17. Moreover, the configuration of plate portion 170 further reduces the overflow of conductive material 19 from the connection area thereby reducing the possibility of electrical shorting issues. The above effects improve the yields and reliability of packaged electronic device structure 10.
  • In some examples, conductive clip 17 further includes one or more bump structures 15, which can protrude outward from lower side 170C of plate portion 170 towards die top side 167 of semiconductor device 16. Bump structure 15 functions as a stand-off or spacer to provide a vertical gap between semiconductor device 16 and plate portion 170 of conductive clip 17. In some examples, a portion of attachment material 19 can be disposed on a lower surface of bump structure 15 and semiconductor device 16.
  • In some examples, package body 36 encapsulates semiconductor device 16, conductive clip 17, conductive connective structure 21, and at least portions of substrate 11. In the present example, portions of conductive leads 112 are exposed to the outside of package body 36 to facilitate electrical connections to a next level of assembly, such as a printed circuit board. In some examples, die pad bottom side 131 of die pad 110 can also be exposed to the outside of package body 36 as presented in FIG. 2A. In some examples, package body 36 can be polymer based composite material, such as epoxy resin with filler, epoxy acrylate with filler, or polymer with proper filler. Package body 36 comprises a non-conductive and environmentally protective material that protects conductive clip 17, conductive interconnect structure 21, and semiconductor device 16 from external elements and contaminants. Package body 36 may be formed using paste printing, compressive molding, transfer molding, over-molding, liquid encapsulant molding, vacuum lamination, other suitable applicator, or other processes as known to those of skill in the art. In some embodiments, package body 36 is an epoxy mold compound (“EMC”) and can be formed using transfer or injection molding techniques.
  • FIG. 2B illustrates a partial cross-sectional of package electronic device 10 taken along reference line 2′-2′ of FIG. 1 in accordance with a first example. In the example presented in FIG. 2B, lower side 170C of plate portion 170 comprises a substantially flat profile 186 in a second cross-sectional view 201 that is generally perpendicular to the direction that conductive leads 112 extend away from die pad 110. That is, in the example of FIGS. 2A and 2B, lower side 170C of plate portion 170 comprises a sloped profile 176 in the first cross-section view 101 as presented in FIG. 2A and comprises a generally flat profile 186 in the second cross-sectional view 201 of FIG. 2B. In some examples of packaged electronic device structure 10, top side 170D of plate portion 170 can follow or can be similar to the profile of lower side 170C in one or both of the cross-sectional views 101 and 201.
  • FIG. 2C illustrates a partial cross-sectional view of packaged electronic device structure 10 taken along reference line 2′-2′ of FIG. 1 in accordance with a second example. In the example presented in FIG. 2C, lower side 170C of plate portion 170 comprises a sloped profile 187 in the second cross-section view 201. That is, in the example of FIGS. 2A and 2C, lower side 170C of plate portion 170 comprises a sloped profile 176 in the first cross-section view 101 as presented in FIG. 2A and comprises a sloped profile 187 in the second cross-sectional view 201 of FIG. 2C. In some examples, sloped profile 187 can be similar to sloped provide 176. In some examples of packaged electronic device structure 10, top side 170D of plate portion 170 can follow or can be similar to the profile of lower side 170C in one or both of the cross-sectional views 101 and 201.
  • FIG. 3 illustrates a top plan view of an example packaged electronic device structure 30, such as a packaged semiconductor device 30 in accordance with the present description. FIG. 4 illustrates a partial cross-sectional view of packaged electronic device structure 30 taken along reference line 4′-4′ of FIG. 3. Packaged electronic device structure 30 is similar in some respects to packaged electronic device structure 10, and only the differences will be presented herein. In some examples, plate portion 170 comprises a plurality of through-holes 171 distributed in columns where adjacent columns can be provided in an offset configuration. In some examples, through-holes 171 are rounded in shape and can have similar or different diameters with respect to each other. As presented in FIG. 3, plate portion 170 is further provided with a plurality of bump structures 15 that are proximate to edges of plate portion 170. In some examples, through-holes 171 are distributed inward from bump structures 15 as generally illustrated in FIG. 3. As presented in FIG. 4, in some examples lower side 170 C plate portion 170 comprises substantially flat profile 186 in the second cross-sectional view 201. In some examples, lower side 170C of plate portion 170 can have sloped profile 187 as presented in FIG. 2C in the second cross-sectional view 201. In other examples, conductive plate 170 can have sloped profile 176 in the first cross-sectional view 101 as presented in FIG. 2A. In some examples of packaged electronic device structure 30, top side 170D of plate portion 170 can follow or can be similar to the profile of lower side 170C in one or both of the cross-sectional views 101 and 201. The features of conductive clip 17 of packaged electronic device structure 30 have similar benefits as described previously with packaged electronic device structure 10.
  • FIG. 5 illustrates a top plan view of an example packaged electronic device structure 50, such as a packaged semiconductor device 50 in accordance with the present description. FIG. 6 illustrates a partial cross-sectional view of packaged electronic device structure 50 taken along reference line 6′-6′ of FIG. 5. Packaged electronic device structure 50 is similar in some respects to packaged electronic device structure 10, and only the differences will be presented herein. In some examples, plate portion 170 comprises a plurality of through-holes 171 distributed in an N×M matrix configuration, such as the 5×8 matrix presented in FIG. 5. In some examples, through-holes 171 are rounded in shape and can have similar or different diameters with respect to each other. As presented in FIG. 5, plate portion 170 is further provided with a plurality of bump structures 15 that are proximate to edges of plate portion 170. In some examples, through-holes 171 are distributed inward from bump structure 15 as generally illustrated in FIG. 5. In accordance with the present description, some of through-holes 171 are disposed so as to enclose portions of each bump structure 15 as generally illustrated in FIG. 5. Here, through-holes 171 can be deposed proximate to four corners of each bump structure 15. As presented in FIG. 6, in some examples plate portion 170 comprises substantially flat profile 186 in the second cross-sectional view 201. In some examples, plate portion 170 can have sloped profile 187 as presented in FIG. 2C in the second cross-sectional view 201. In other examples, plate portion 170 can have sloped profile 176 in the first cross-sectional view 101 as presented in FIG. 2A. In some examples of packaged electronic device structure 50, top side 170D of plate portion 170 can follow or can be similar to the profile of lower side 170C in one or both of the cross-sectional views 101 and 201. The features of conductive clip 17 of packaged electronic device structure 50 have similar benefits as described previously with packaged electronic device structure 10.
  • FIG. 7 illustrates a top plan view of an example packaged electronic device structure 70, such as a packaged semiconductor device 70 in accordance with the present description. FIG. 8 illustrates a partial cross-sectional view of packaged electronic device structure 70 taken along reference line 8′-8′ of FIG. 7. Packaged electronic device structure 70 is similar in some respects to packaged electronic device structure 10, and only the differences will be presented herein. In the present example, plate portion 170 comprises a plurality of channels 179 that extend vertically and horizontally across plate portion 170 extending inward from lower side 170C of plate portion 170. In some examples, channels 179 do not extend all the way through plate portion 170 to provide a waffle-like pattern. As presented in FIG. 8, in some examples plate portion 170 comprises substantially flat profile 186 in the second cross-sectional view 201. In some examples, lower side 170C of plate portion 170 can have sloped profile 187 as presented in FIG. 2C in the second cross-sectional view 201. In other examples, plate portion 170 can have sloped profile 176 in the first cross-sectional view 101 as presented in FIG. 2A. In some examples of packaged electronic device structure 70, top side 170D of plate portion 170 can follow or can be similar to the profile of lower side 170C in one or both of the cross-sectional views 101 and 201. The features of conductive clip 17 of packaged electronic device structure 70 have similar benefits as described previously with packaged electronic device structure 10.
  • FIG. 9 illustrates a top plan view of an example packaged electronic device structure 90, such as a packaged semiconductor device 90 in accordance with the present description. FIG. 10 illustrates a partial cross-sectional view of packaged electronic device structure 90 taken along reference line 10′-10′ of FIG. 9. Packaged electronic device structure 90 is similar in some respects to packaged electronic device structure 10 and packaged electronic device structure 70, and only the differences will be presented herein. In the present example, plate portion 170 comprises a plurality of channels 179 that extend vertically and horizontally across plate portion 170 extending inward from lower side 170C of plate portion 170. In addition, plate portion 170 comprises through-holes 171 disposed above some of channels 179 such that portions of channels 179 are connected to the outside through top side 170D of plate portion 170. In some examples, channels 179 do not extend all the way through plate portion 170 to provide a waffle-like pattern. In some examples, through-holes 171 are disposed above where a vertically oriented channel 179 crosses a horizontally oriented channel 179 as generally illustrated in FIG. 9.
  • As presented in FIG. 10, in some examples plate portion 170 comprises substantially flat profile 186 in the second cross-sectional view 201. In some examples, lower side 170A plate portion 170 can have sloped profile 187 as presented in FIG. 2C in the second cross-sectional view 201. In other examples, plate portion 170 can have sloped profile 176 in the first cross-sectional view 101 as presented in FIG. 2A. In some examples of packaged electronic device structure 90, top side 170D of plate portion 170 can follow or can be similar to the profile of lower side 170C in one or both of the cross-sectional views 101 and 201. The features of conductive clip 17 of packaged electronic device structure 90 have similar benefits as described previously with packaged electronic device structure 10.
  • FIG. 11 illustrates a top plan view of a packaged electronic device structure 111, such as a packaged semiconductor device 111 in accordance with the present description. FIG. 12 illustrates a partial cross-sectional view of packaged electronic device structure 111 taken along reference line 12′-12′ of FIG. 11. Packaged electronic device structure 111 is similar in some respects to packaged electronic device structure 10, and only the differences will be presented herein. In packaged electronic device structure 111, conductive clip 17 comprises a single through-hole 171 substantially centrally located within plate portion 170. In addition, through-hole 171 is configured having a sloped sidewall shape 191 that provides through-hole 171 with a conical shape 192. In the present example, lower side 170C of plate portion 170 comprises a sloped profile 176 in the first cross-sectional view 101 (see e.g., FIG. 2A) and a sloped profile 187 in the second cross-sectional view 102 as presented in FIG. 12.
  • In some examples of packaged electronic device structure 111, top side 170D of plate portion 170 can follow or can be similar to the profile of lower side 170C in one or both of the cross-sectional views 101 and 201. The features of conductive clip 17 of packaged electronic device structure 111 have similar benefits as described previously with packaged electronic device structure 10. In addition, conical shape 192 provides for further anchoring of conductive clip 17 to semiconductor device 16.
  • FIG. 13 illustrates a top plan view of a packaged electronic device structure 130, such as a packaged semiconductor device 130 in accordance with the present description. FIG. 14 illustrates a partial cross-sectional view of packaged electronic device structure 130 taken along reference line 14′-14′ of FIG. 13. Packaged electronic device structure 130 is similar in some respects to packaged electronic device structure 10 and package electronic structure device 70, and only the differences will be presented herein. In the present example, conductive clip 17 comprises a plurality of channels 179 extending inward from lower side 170C of plate portion 170. In some examples, the plurality of channels 179 comprises a star-like pattern with all channels 179 meeting in a substantially centrally located portion 179A. In some examples, a first portion of lower side 170C of plate portion defines the top or upper surface of the plurality of channels 179 and comprises sloped profile 187 as presented in FIG. 14. Portions 170E of plate portion 170 are disposed between the plurality of channels 179 and a second portion of lower sides 170C of portions 170E can comprise substantially flat profile 186 as presented, for example, in FIG. 2B. Although eight channels 179 are presented in FIG. 13, it is understood that a larger or smaller number of channels 179 can be used. The features of conductive clip 17 of packaged electronic device structure 130 have similar benefits as described previously with packaged electronic device structure 10.
  • FIG. 15 illustrates a top plan view of a packaged electronic device structure 150, such as a packaged semiconductor device 150 in accordance with the present description. FIG. 16 illustrates a partial cross-sectional view of packaged electronic device structure 150 taken along reference line 16′-16′ of FIG. 15. Packaged electronic device structure 150 is similar in some respects to packaged electronic device structure 10 and package electronic device structure 130, and only the differences will be presented herein. In the present example, conductive clip 17 further comprises a through-hole 171 disposed above portion 179A of plate portion 170 where channels 179 meet. The features of conductive clip 17 of packaged electronic device structure 150 have similar benefits as described previously with packaged electronic device structure 10.
  • FIG. 17 illustrates a top plan view of a packaged electronic device structure 270, such as a packaged semiconductor device 270. FIG. 18 illustrates a partial cross-sectional view of packaged electronic device structure 270 taken along reference line 18′-18′ of FIG. 17. Packaged electronic device structure 270 is similar in some respects to packaged electronic device structure 150, packaged electronic device structure 130, and packaged electronic device structure 10, and only the differences will be presented herein. In the present example, channels 179A comprise a shape in the top plan view that fans-out from through-hole 171 to the edges of plate portion 170. More particularly, each channel 179 has a width 1791 proximate to through-hole 171 that is smaller than a width 1792 proximate to edges of plate portion 170. The features of conductive clip 17 of packaged electronic device structure 270 have similar benefits as described previously with packaged electronic device structure 10.
  • FIG. 19 is a flow chart illustrating an example method 900 for manufacturing packaged electronic device structures in accordance with the present description. In some examples, the packaged electronic device structures of method 900 can be similar to one or more of packaged electronic device structures 10, 30, 50, 70, 90, 111, 130, and/or 270 as presented in FIGS. 1-18 herein, or variations or combinations thereof.
  • Block S910 of method 900 comprises providing a substrate, such as a leadframe having a die pad and leads. For instance, the substrate can be similar to substrate 11 having die pad 110 and conductive leads 112 as presented in FIGS. 1-18. In some examples, the substrate is a copper-based leadframe (for example, a leadframe comprising copper/iron/phosphorous; 99.8/0.01/0.025), a copper alloy-based leadframe (for example, a leadframe comprising copper/chromium/tin/zinc; 99.0/0.25/0.22), or an alloy 42-based leadframe (for example, a leadframe comprising iron/nickel; 58.0/42.0). In other examples, the substrate can comprise other conductive or non-conductive materials, which may be further plated (in whole or in part) with one or more conductive layers. The substrate can be formed using masking and etching techniques, stamping techniques, or other techniques as known to one of ordinary skill in the art.
  • Block S920 of method 900 comprises attaching an electronic component to a surface of the substrate with an attachment material. For instance, the electronic component can be similar to semiconductor device 16, which can be attached to a die pad top side 132 of die pad 110 with attachment material 18 as presented in FIGS. 1-18. The attachment material can comprise a thermally conductive and electrically conductive material, or a thermally conductive and electrically non-conductive material. In some examples, the attachment material comprises an epoxy-type die attach material. In other examples, the attachment material can be a solder material, such as a solder paste or other materials as known to one of ordinary skill in the art.
  • Block S930 of method 900 comprises attaching a conductive clip to the electronic device to provide a sub-assembly structure. For instance, the conductive clip can be similar to conductive clips 17 presented in FIGS. 1-18 having one or more of the described features that improve the attachment characteristics of conductive clip 17 to semiconductor device 16. Such features include, for example, one or more of sloped profiles, such as sloped profiles 176, 187 presented in FIGS. 2A, 2B, 12, 14, 16, and 18; through-holes, such as through-holes 171 presented in FIGS. 1, 2A-2C, 3-6, 8-12, and 15-18, channels, such as channels 179 presented in FIGS. 7-10 and 13-18; and/or conically shaped through-holes 171, such as conical shape 192 presented in FIGS. 11 and 12. These features can be combined with one or more bump structures, such as bump structures 15 as presented in FIGS. 1, 3, 5, 6, 7, and 8.
  • In some examples, the conductive clip is attached to the electronic device using a solder material. The solder material can be deposited on a surface of the electronic device and then the conductive clip is placed into contact with the solder material to provide a sub-assembly structure.
  • Block S940 of method 900 comprises exposing the sub-assembly structure to an elevated to temperature to reflow the conductive material thereby forming a bond between the conductive clip and the electronic device. In accordance with the present description, the feature(s) of the conductive clip (including those presented in FIGS. 1-18) promote(s) an increase in the amount of conductive material or solder material between the conductive clip and the electronic device thereby improving bond strength. In addition, during the process to reflow conductive material, the features of the conductive clip (including those presented in FIGS. 1-18) promote the removal of gas(es) or voids from between conductive clip and the electronic device thereby improving solder wettability. Further, the conductive material flows into the through-holes during processing thereby providing an anchoring effect for conductive clip to the electronic device Moreover, the conductive clip further reduces the overflow of conductive material from the connection area thereby reducing the possibility of electrical shorting issues. The above effects improve the yields and reliability of the packaged electronic device.
  • Block S950 of method 900 comprises attaching a conductive connective structure to the substrate and the electronic device. For instance, a conductive connective structure, such as conductive wire 21 can be attached to pad 24 on semiconductor device 16 and to one of conductive leads 112 as generally presented and described herein. The conductive wire can be provided using wire bonding techniques with wire comprising copper, gold, aluminum, or other conductive materials as known to one of ordinary skill in the art.
  • Block S960 of method 900 comprises encapsulating the sub-assembly with a package body. For instance, the package body can be similar to package body 36 presented and described herein. In some examples, the package body can be polymer based composite material, such as epoxy resin with filler, epoxy acrylate with filler, or polymer with proper filler. The package body comprises a non-conductive and environmentally protective material that protects the conductive clip, the conductive interconnect structure, and the electronic device from external elements and contaminants. The package body may be formed using paste printing, compressive molding, transfer molding, over-molding, liquid encapsulant molding, vacuum lamination, other suitable applicator, or other processes as known to those of skill in the art. In some examples, the package body is an epoxy mold compound (“EMC”) and can be formed using transfer or injection molding techniques.
  • In summary, a packaged electronic device structure and associated methods have been described that comprise a conductive clip having one or more features that improve the bond integrity between the conductive clip and an electronic device. In some examples, the conductive clip comprises a sloped profile in cross-sectional view. In other examples, the conductive clip comprises a plurality of channels extending inward from a lower side of the conductive clip. In some examples, the channels have a fan-out pattern and can also have sloped shapes in cross-sectional view. In further examples, the conductive clip can comprise one or more through-holes. In still further examples, the through-hole can be of a conical shape to further provide an anchoring feature. The features can be combined with each other. The conductive clips can be incorporated into standard manufacturing flows to provide cost effective integration.
  • While the subject matter of the invention is described with specific example steps and example embodiments, the foregoing drawings and descriptions thereof depict only typical examples of the subject matter, and are not therefore to be considered limiting of its scope. It is evident that many alternatives and variations will be apparent to those skilled in the art.
  • As the claims hereinafter reflect, inventive aspects may lie in less than all features of a single foregoing disclosed example. Thus, the hereinafter expressed claims are hereby expressly incorporated into this Detailed Description of the Drawings, with each claim standing on its own as a separate example of the invention. Furthermore, while some examples described herein include some, but not other features included in other examples, combinations of features of different examples are meant to be within the scope of the invention and meant to form different examples as would be understood by those skilled in the art.

Claims (20)

What is claimed is:
1. A semiconductor device, comprising:
a substrate comprising:
a lead;
a semiconductor component comprising:
a component top side; and
a component bottom side opposite to the component top side; and
a conductive clip coupled to the semiconductor component and the substrate, wherein the conductive clip comprises:
a plate portion attached to the component top side with a conductive material; and
a clip connecting portion coupled to the plate portion and coupled to the lead, wherein:
the plate portion comprises through-holes extending from an upper side of the plate portion to a lower side of the plate portion;
the plate portion further comprises stand-offs extending from the lower side of the plate portion towards the component top side;
the lower side of the plate portion comprises a first profile in a first cross-sectional view; and
the upper side of the plate portion comprises a second profile in the first cross-sectional view.
2. The semiconductor device of claim 1, wherein:
the through-holes a distributed in columns within the plate portion.
3. The semiconductor device of claim 2, wherein:
adjacent columns are offset with respect to each other.
4. The semiconductor device of claim 1, wherein:
the through-holes are distributed inward from the stand-offs.
5. The semiconductor device of claim 1, wherein:
a portion of the through-holes are disposed within the plate portion so as to enclose portions of the stand-offs.
6. The semiconductor device of claim 1, wherein:
a portion of the through-holes are disposed so as to abut the stand-offs.
7. The semiconductor device of claim 1, wherein:
the stand-offs comprise bump structures.
8. The semiconductor device of claim 1, wherein:
the first profile comprises a substantially flat profile.
9. The semiconductor device of claim 1, wherein:
the first profile and the second profile are different.
10. The semiconductor device of claim 1, wherein:
the conductive material surrounds side surfaces of the stand-offs and extends within the through-holes.
11. The semiconductor device of claim 1, wherein:
the first profile comprises a sloped profile; and
the conductive material contacts the lower side of the plate portion and comprises a thickness that laterally varies across the semiconductor component and conforms to the sloped profile in the first cross-sectional view.
12. The semiconductor device of claim 1, wherein:
the stand-offs are disposed proximate to each corner of the plate portion.
13. The semiconductor device of claim 1, wherein:
the through-holes are distributed in an N×M matrix configuration.
14. The semiconductor device of claim 1, wherein:
the through-holes have different dimensions.
15. A packaged electronic device, comprising:
a substrate comprising:
a lead;
an electronic device comprising:
a device top side; and
a device bottom side opposite to the device top side; and
a conductive clip coupled to the substrate and the electronic device, wherein the conductive clip comprises:
a plate portion attached to the device top side with a conductive material; and
a clip connecting portion coupled to the plate portion and coupled to the lead, wherein:
the plate portion comprises through-holes extending from an upper side of the plate portion to a lower side of the plate portion;
the plate portion further comprises stand-offs extending from the lower side of the plate portion towards device die top side;
16. The packaged electronic device of claim 15, further comprising:
channels disposed to extend inward from a lower side of the plate portion above the device top side, wherein:
the conductive material is disposed within the channels; and
the channels extend only partially into the plate portion so that the upper side of the plate portion extends over the channels.
17. The packaged electronic device of claim 16, wherein:
at least some through-holes are disposed where pairs of channels intersect.
18. A packaged electronic device, comprising:
a substrate comprising:
a lead;
an electronic device comprising:
a device top side; and
a device bottom side opposite to the device top side; and
a conductive clip coupled to the electronic device and the substrate, wherein the conductive clip comprises:
a first portion attached to the device top side with a conductive material; and
a second portion coupled to the first portion and coupled to the lead,
wherein the first portion comprises one or more of:
a first sloped profile comprising an outer section towards a first edge portion of the first portion and an inner section towards a central portion of the first portion, with the outer section spaced away from the electronic device further than the inner section, wherein the conductive material contacts a lower side of the first portion of the conductive clip and comprises a thickness that laterally varies across the electronic device and conforms to the first sloped profile; or
channels disposed to extend partially inward from a lower side of the first portion above the device top side, wherein the first portion of the conductive clip comprises a first portion upper side that extends over the channels.
19. The packaged electronic device of claim 18, wherein
the conductive clip comprises the first sloped profile.
20. The packaged electronic device of claim 18, wherein:
the conductive clip comprises the channels.
US17/155,248 2019-06-04 2021-01-22 Semiconductor device Active 2039-09-02 US11715676B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US17/155,248 US11715676B2 (en) 2019-06-04 2021-01-22 Semiconductor device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US16/431,691 US10910294B2 (en) 2019-06-04 2019-06-04 Semiconductor device and method of manufacturing semiconductor device
US17/155,248 US11715676B2 (en) 2019-06-04 2021-01-22 Semiconductor device

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US16/431,691 Continuation US10910294B2 (en) 2019-06-04 2019-06-04 Semiconductor device and method of manufacturing semiconductor device

Publications (2)

Publication Number Publication Date
US20210143087A1 true US20210143087A1 (en) 2021-05-13
US11715676B2 US11715676B2 (en) 2023-08-01

Family

ID=73651597

Family Applications (2)

Application Number Title Priority Date Filing Date
US16/431,691 Active US10910294B2 (en) 2019-06-04 2019-06-04 Semiconductor device and method of manufacturing semiconductor device
US17/155,248 Active 2039-09-02 US11715676B2 (en) 2019-06-04 2021-01-22 Semiconductor device

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US16/431,691 Active US10910294B2 (en) 2019-06-04 2019-06-04 Semiconductor device and method of manufacturing semiconductor device

Country Status (1)

Country Link
US (2) US10910294B2 (en)

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4994412A (en) 1990-02-09 1991-02-19 Motorola Inc. Self-centering electrode for power devices
JPH113953A (en) 1997-06-10 1999-01-06 Fujitsu Ltd Semiconductor device and manufacture thereof
JP3285815B2 (en) 1998-03-12 2002-05-27 松下電器産業株式会社 Lead frame, resin-encapsulated semiconductor device and method of manufacturing the same
US8236612B2 (en) 2002-04-29 2012-08-07 Unisem (Mauritius) Holdings Limited Partially patterned lead frames and methods of making and using the same in semiconductor packaging
KR100975692B1 (en) 2002-07-01 2010-08-12 가부시끼가이샤 르네사스 테크놀로지 Semiconductor device
EP1387146A3 (en) 2002-07-29 2006-05-31 Yamaha Corporation Manufacturing method for magnetic sensor and lead frame therefor
US7005325B2 (en) 2004-02-05 2006-02-28 St Assembly Test Services Ltd. Semiconductor package with passive device integration
US7537965B2 (en) 2006-06-21 2009-05-26 Delphi Technologies, Inc. Manufacturing method for a leadless multi-chip electronic module
JP2008071927A (en) 2006-09-14 2008-03-27 Renesas Technology Corp Manufacturing method of semiconductor device, and semiconductor device
US8987878B2 (en) * 2010-10-29 2015-03-24 Alpha And Omega Semiconductor Incorporated Substrateless power device packages
US9184117B2 (en) 2010-06-18 2015-11-10 Alpha And Omega Semiconductor Incorporated Stacked dual-chip packaging structure and preparation method thereof
US8519525B2 (en) 2010-07-29 2013-08-27 Alpha & Omega Semiconductor, Inc. Semiconductor encapsulation and method thereof
US8513693B2 (en) 2011-08-08 2013-08-20 Intellectual Discovery Co., Ltd. Miniature leadless surface mount lamp with dome and reflector cup
US9029999B2 (en) 2011-11-23 2015-05-12 Freescale Semiconductor, Inc. Semiconductor sensor device with footed lid
US8951847B2 (en) 2012-01-18 2015-02-10 Intersil Americas LLC Package leadframe for dual side assembly
JP5947107B2 (en) 2012-05-23 2016-07-06 ルネサスエレクトロニクス株式会社 Semiconductor device
US9013028B2 (en) 2013-01-04 2015-04-21 Texas Instruments Incorporated Integrated circuit package and method of making
JP6484396B2 (en) 2013-06-28 2019-03-13 日亜化学工業株式会社 Light emitting device package and light emitting device using the same
US9613877B2 (en) 2013-10-10 2017-04-04 UTAC Headquarters Pte. Ltd. Semiconductor packages and methods for forming semiconductor package
DE102013224581A1 (en) 2013-11-29 2015-06-03 Osram Opto Semiconductors Gmbh Optoelectronic component and method for its production
US10211128B2 (en) * 2017-06-06 2019-02-19 Amkor Technology, Inc. Semiconductor package having inspection structure and related methods

Also Published As

Publication number Publication date
US11715676B2 (en) 2023-08-01
US20200388562A1 (en) 2020-12-10
US10910294B2 (en) 2021-02-02

Similar Documents

Publication Publication Date Title
US6566164B1 (en) Exposed copper strap in a semiconductor package
US6707138B2 (en) Semiconductor device including metal strap electrically coupled between semiconductor die and metal leadframe
US7495323B2 (en) Semiconductor package structure having multiple heat dissipation paths and method of manufacture
USRE41559E1 (en) Semiconductor device package with improved cooling
US5883430A (en) Thermally enhanced flip chip package
KR101391924B1 (en) Semiconductor package
KR101519062B1 (en) Semiconductor Device Package
US7944044B2 (en) Semiconductor package structure having enhanced thermal dissipation characteristics
US5299091A (en) Packaged semiconductor device having heat dissipation/electrical connection bumps and method of manufacturing same
US10854524B2 (en) Power semiconductor module
EP3648159B1 (en) Semiconductor package and method of fabricating a semiconductor package
KR20170086828A (en) Clip -bonded semiconductor chip package using metal bump and the manufacturing method thereof
US10950527B2 (en) Semiconductor device and method for manufacturing the same
US6841865B2 (en) Semiconductor device having clips for connecting to external elements
US11764135B2 (en) Method of manufacturing a semiconductor device
US9041170B2 (en) Multi-level semiconductor package
KR101994727B1 (en) Power module Package and Manufacturing Method for the same
US11715676B2 (en) Semiconductor device
US10366943B2 (en) Packaged electronic device having stepped conductive structure and related methods
US20060145312A1 (en) Dual flat non-leaded semiconductor package
CN111354703A (en) Packaged electronic component and manufacturing method thereof
US9263421B2 (en) Semiconductor device having multiple chips mounted to a carrier
KR20150048459A (en) Power Module Package

Legal Events

Date Code Title Description
AS Assignment

Owner name: AMKOR TECHNOLOGY JAPAN, INC., JAPAN

Free format text: CHANGE OF NAME;ASSIGNOR:J-DEVICES CORPORATION;REEL/FRAME:055087/0091

Effective date: 20200101

Owner name: J-DEVICES CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NISHIKAWA, KENJI;REEL/FRAME:054994/0695

Effective date: 20190604

Owner name: AMKOR TECHNOLOGY SINGAPORE HOLDING PTE. LTD., SINGAPORE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AMKOR TECHNOLOGY JAPAN, INC.;REEL/FRAME:054994/0848

Effective date: 20200101

FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STPP Information on status: patent application and granting procedure in general

Free format text: APPLICATION DISPATCHED FROM PREEXAM, NOT YET DOCKETED

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED

STCF Information on status: patent grant

Free format text: PATENTED CASE