US20210028340A1 - Printed wiring board - Google Patents
Printed wiring board Download PDFInfo
- Publication number
- US20210028340A1 US20210028340A1 US16/937,715 US202016937715A US2021028340A1 US 20210028340 A1 US20210028340 A1 US 20210028340A1 US 202016937715 A US202016937715 A US 202016937715A US 2021028340 A1 US2021028340 A1 US 2021028340A1
- Authority
- US
- United States
- Prior art keywords
- insulating layer
- resin insulating
- via conductors
- thermoelectric elements
- type thermoelectric
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N10/00—Thermoelectric devices comprising a junction of dissimilar materials, i.e. devices exhibiting Seebeck or Peltier effects
- H10N10/80—Constructional details
- H10N10/82—Connection of interconnections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4602—Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated
-
- H01L35/10—
-
- H01L35/32—
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0201—Thermal arrangements, e.g. for cooling, heating or preventing overheating
- H05K1/0203—Cooling of mounted components
- H05K1/0204—Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate
- H05K1/0206—Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate by printed thermal vias
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0201—Thermal arrangements, e.g. for cooling, heating or preventing overheating
- H05K1/0203—Cooling of mounted components
- H05K1/0209—External configuration of printed circuit board adapted for heat dissipation, e.g. lay-out of conductors, coatings
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
- H05K1/185—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K7/00—Constructional details common to different types of electric apparatus
- H05K7/20—Modifications to facilitate cooling, ventilating, or heating
- H05K7/2039—Modifications to facilitate cooling, ventilating, or heating characterised by the heat transfer by conduction from the heat generating element to a dissipating body
- H05K7/205—Heat-dissipating body thermally connected to heat generating element via thermal paths through printed circuit board [PCB]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N10/00—Thermoelectric devices comprising a junction of dissimilar materials, i.e. devices exhibiting Seebeck or Peltier effects
- H10N10/10—Thermoelectric devices comprising a junction of dissimilar materials, i.e. devices exhibiting Seebeck or Peltier effects operating with only the Peltier or Seebeck effects
- H10N10/17—Thermoelectric devices comprising a junction of dissimilar materials, i.e. devices exhibiting Seebeck or Peltier effects operating with only the Peltier or Seebeck effects characterised by the structure or configuration of the cell or thermocouple forming the device
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0201—Thermal arrangements, e.g. for cooling, heating or preventing overheating
- H05K1/0203—Cooling of mounted components
- H05K1/0204—Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10007—Types of components
- H05K2201/10219—Thermoelectric component
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10734—Ball grid array [BGA]; Bump grid array
Definitions
- the present invention relates to a printed wiring board in which P-type thermoelectric elements and N-type thermoelectric elements are accommodated in an opening.
- Japanese Patent Application Laid-Open Publication No. 2012-39050 describes a metal substrate in which Peltier elements are embedded. The entire contents of this publication are incorporated herein by reference.
- a printed wiring board includes a core substrate including a core material and having an opening such that the opening penetrates through the core substrate, thermoelectric elements including P-type thermoelectric elements and N-type thermoelectric elements such that the thermoelectric elements are accommodated in the opening of the core substrate, a first build-up layer that mounts a heat-absorbing element thereon and includes a first resin insulating layer such that the first resin insulating layer is formed on a first surface of the core substrate and covering the opening of the core substrate, and a second build-up layer that mounts a heat-generating element thereon and includes a second resin insulating layer such that the formed on the second resin insulating layer is formed on a second surface of the core substrate on the opposite side with respect to the first surface of the core substrate and covering the opening of the core substrate and has a thickness that is greater than a thickness of the first resin insulating layer.
- FIG. 1A is a cross-sectional view of a printed wiring board according to a first embodiment of the present invention
- FIGS. 1B and 1C are each a cross-sectional view of an electronic component
- FIG. 1D is schematic diagram illustrating some of for-built-in-component wirings
- FIGS. 2A and 2B illustrate a method of the first embodiment for accommodating electronic components
- FIG. 2C illustrates positioning of the electronic components
- FIGS. 3A-3D are manufacturing process diagrams of the printed wiring board of the first embodiment
- FIGS. 4A-4C are manufacturing process diagrams of the printed wiring board of the first embodiment
- FIGS. 5A and 5B are manufacturing process diagrams of the printed wiring board of the first embodiment
- FIGS. 6A and 6B are plan views illustrating wirings connecting the electronic components.
- FIGS. 6C and 6D are cross-sectional views of via conductors.
- FIG. 1A is a cross-sectional view of a printed wiring board 10 of a first embodiment.
- the printed wiring board 10 has a core substrate 30 having a fifth surface (F) and a sixth surface (S) on an opposite side with respect to the fifth surface (F), a first build-up layer ( 55 F) formed on the fifth surface (F) of the core substrate 30 , and a second build-up layer ( 55 S) formed on the sixth surface (S) of the core substrate 30 .
- the core substrate 30 has a core material (insulating substrate) ( 20 z ) having a fifth surface (F) and a sixth surface (S) on an opposite side with respect to the fifth surface (F), a fifth conductor layer ( 34 F) formed on the fifth surface of the core material ( 20 z ), a sixth conductor layer ( 34 S) formed on the sixth surface (S) of the core material ( 20 z ), and through-hole conductors 36 connecting the fifth conductor layer ( 34 F) and the sixth conductor layer ( 34 S) to each other.
- the core substrate 30 further has an opening 31 that extends from the fifth surface (F) to the sixth surface (S). Multiple P-type thermoelectric elements ( 32 P) and multiple N-type thermoelectric elements ( 32 N) are accommodated in the opening 31 .
- Spaces between the P-type thermoelectric elements ( 32 P) and the N-type thermoelectric elements ( 32 N) are filled with a resin 53 . Spaces between the P-type thermoelectric elements ( 32 P) and the core substrate 30 are filled with the resin 53 . Spaces between the N-type thermoelectric elements ( 32 N) and the core substrate 30 are filled with the resin 53 . The P-type thermoelectric elements ( 32 P) and the N-type thermoelectric elements ( 32 N) are fixed to the core substrate 30 by the resin 53 .
- FIG. 1B illustrates one of the P-type thermoelectric elements ( 32 P).
- Each of the P-type thermoelectric elements ( 32 P) respectively has electrodes ( 32 P 1 , 32 P 2 ) at two ends thereof.
- the P-type thermoelectric elements ( 32 P) are each formed of a P-type semiconductor element 321 having a first surface (F 1 ) and a second surface (S 1 ) on an opposite side with respect to the first surface (F 1 ), the first electrode ( 32 P 1 ) on the first surface (F 1 ), and the second electrode ( 32 P 2 ) on the second surface (S 1 ).
- the P-type semiconductor element 321 is sandwiched between the first electrode ( 32 P 1 ) and the second electrode ( 32 P 2 ).
- the first electrode ( 32 P 1 ) faces the fifth surface (F) of the core substrate 30
- the second electrode ( 32 P 2 ) faces the sixth surface ( 5 ) of the core substrate 30 .
- the P-type semiconductor element is preferably a P-type thermoelectric element.
- the P-type thermoelectric elements ( 32 P) are embedded in the opening 31 such that the first electrodes ( 32 P 1 ) face the fifth surface (F).
- FIG. 1C illustrates one of the N-type thermoelectric elements ( 32 N).
- Each of the N-type thermoelectric elements ( 32 N) has electrodes ( 32 P 3 , 32 P 4 ) at two ends thereof.
- the N-type thermoelectric elements ( 32 N) are each formed of an N-type semiconductor element 322 having a third surface (F 2 ) and a fourth surface (S 2 ) on an opposite side with respect to the third surface (F 2 ), the third electrode ( 32 P 3 ) on the third surface (F 2 ), and the fourth electrode ( 32 P 4 ) on the fourth surface (S 2 ).
- the N-type semiconductor element 322 is sandwiched between the third electrode ( 32 P 3 ) and the fourth electrode ( 32 P 4 ).
- the third electrode ( 32 P 3 ) faces the fifth surface (F) of the core substrate 30
- the fourth electrode ( 32 P 4 ) faces the sixth surface (S) of the core substrate 30
- the N-type semiconductor element is preferably an N-type thermoelectric element.
- the N-type thermoelectric elements ( 32 N) are embedded in the opening 31 such that the third electrodes ( 32 P 3 ) face the fifth surface (F).
- the first build-up layer ( 55 F) includes a first resin insulating layer ( 50 F) formed on the fifth surface (F) of the core substrate 30 and on the fifth conductor layer ( 34 F), a first conductor layer ( 58 F) formed on the first resin insulating layer ( 50 F), a third resin insulating layer (outermost first resin insulating layer) ( 150 F) formed on the first conductor layer ( 58 F) and on the first resin insulating layer ( 50 F), and a third conductor layer ( 158 F) formed on the third resin insulating layer ( 150 F).
- the first resin insulating layer ( 50 F) covers the opening 31 .
- the resin 53 and the first resin insulating layer ( 50 F) are integrally formed.
- Spaces between the P-type thermoelectric elements ( 32 P) and a side wall of the core substrate 30 exposed from the opening 31 are filled with a resin originating from the first resin insulating layer ( 50 F).
- Spaces between the N-type thermoelectric elements ( 32 N) and the side wall of the core substrate 30 exposed from the opening 31 are filled with the resin originating from the first resin insulating layer ( 50 F).
- Spaces between the P-type thermoelectric elements ( 32 P) and the N-type thermoelectric elements ( 32 N) are filled with the resin originating from the first resin insulating layer ( 50 F).
- a component originating from the first resin insulating layer ( 50 F) forms the resin 53 .
- the resin 53 can contain a resin and inorganic particles originating from the first resin insulating layer ( 50 F).
- the first conductor layer ( 58 F) has a first conductor circuit ( 58 FW) formed directly on the opening 31 , and an on-core-material first conductor circuit ( 58 FC) formed directly on the core material ( 20 z ). Adjacent P-type thermoelectric elements ( 32 P) and N-type thermoelectric elements ( 32 N) are connected to each other by the first conductor circuit ( 58 FW).
- FIG. 6A is a plan view illustrating the first conductor circuit ( 58 FW).
- the first conductor circuit ( 58 FW) includes on-first-electrode first conductor circuits ( 58 FW 1 ) respectively covering the first electrodes ( 32 P 1 ), on-third-electrode first conductor circuits ( 58 FW 3 ) respectively covering the third electrodes ( 32 P 3 ), and first wirings ( 58 FW) connecting the on-first-electrode first conductor circuits ( 58 FW 1 ) to the on-third-electrode first conductor circuits ( 58 FW 3 ).
- the on-first-electrode first conductor circuits ( 58 FW 1 ) are respectively positioned on the first electrodes ( 32 P 1 ), and a size of each of the on-first-electrode first conductor circuits ( 58 FW 1 ) is larger than a size of each of the first electrodes ( 32 P 1 ).
- the on-third-electrode first conductor circuits ( 58 FW 3 ) are respectively positioned on the third electrodes ( 32 P 3 ), and a size of each of the on-third-electrode first conductor circuits ( 58 FW 3 ) is larger than a size of each of the third electrodes ( 32 P 3 ).
- a width ( 58 FWD) of each of the first wirings ( 58 FW) is equal to a width ( 58 FWD 1 ) of each of the on-first-electrode first conductor circuits ( 58 FW 1 ). Or, the width ( 58 FWD) of each of the first wirings ( 581 W) is smaller than the width ( 58 FWD 1 ) of each of the on-first-electrode first conductor circuits ( 58 FW 1 ).
- the width ( 58 FWD) of each of the first wirings ( 58 FW) is equal to a width ( 58 FWD 3 ) of each of the on-third-electrode first conductor circuits ( 58 FW 3 ). Or, the width ( 58 FWD) of each of the first wirings ( 581 W) is smaller than the width ( 58 FWD 3 ) of each of the on-third-electrode first conductor circuits ( 58 FW 3 ).
- Dotted lines in the on-first-electrode first conductor circuits ( 58 FW 1 ) respectively indicate outer peripheries of top parts of for-first-electrode first via conductors ( 60 F 1 ).
- the on-first-electrode first conductor circuits ( 58 FW 1 ) are connected to the first electrodes ( 32 P 1 ) by the multiple for-first-electrode first via conductors ( 60 F 1 ).
- Dotted lines in the on-third-electrode first conductor circuits ( 58 FW 3 ) respectively indicate outer peripheries of top parts of for-third-electrode first via conductors ( 60 F 3 ).
- the on-third-electrode first conductor circuits ( 58 FW 3 ) are connected to the third electrodes ( 32 P 3 ) by the multiple for-third-electrode first via conductors ( 60 F 3 ).
- One on-first-electrode first conductor circuit ( 58 FW 1 ) is formed on one first electrode ( 32 P 1 ).
- One on-third-electrode first conductor circuit ( 58 FW 3 ) is formed on one third electrode ( 32 P 3 ).
- the first build-up layer ( 55 F) further has first via conductors ( 60 F) penetrating the first resin insulating layer ( 50 F) and third via conductors ( 160 F) penetrating the third resin insulating layer ( 150 F).
- the first via conductors ( 60 F) include via conductors (for-fifth-conductor-layer first via conductors) ( 60 F 5 ) that connect the fifth conductor layer ( 34 F) to the on-core-material first conductor circuit ( 58 FC), the via conductors (the for-first-electrode first via conductors) ( 60 F 1 ) that connect the first electrodes ( 32 P 1 ) to the on-first-electrode first conductor circuits ( 58 FW 1 ), and the via conductors (the for-third-electrode first via conductors) ( 60 F 3 ) that connect the third electrodes ( 32 P 3 ) to the on-third-electrode first conductor circuits ( 58 FW 3 ).
- the number of the for-first-electrode first via conductors ( 60 F 1 ) that connect one of the first electrodes ( 32 P 1 ) to one of the on-first-electrode first conductor circuits ( 58 FW 1 ) is 2 or more.
- the number of the for-first-electrode first via conductors ( 60 F 1 ) reaching one of the first electrodes ( 32 P 1 ) is 20 or more.
- a heat dissipation effect can be increased. Connection reliability can be increased even when the P-type thermoelectric elements ( 32 P) and N-type thermoelectric elements ( 32 N) expand or contract.
- the number of the for-third-electrode first via conductors ( 60 F 3 ) that connect one of the third electrodes ( 32 P 3 ) to one of the on-third-electrode first conductor circuits ( 58 FW 3 ) is 2 or more.
- the number of the for-third-electrode first via conductors ( 60 F 3 ) reaching one of the third electrodes ( 32 P 3 ) is 20 or more.
- a heat dissipation effect can be increased. Connection reliability can be increased even when the electronic components 32 expand or contract.
- the first resin insulating layer ( 50 F) has a bottom surface (BF) opposing the fifth surface (F) and a top surface (TF) on an opposite side with respect to the bottom surface (BF).
- a thickness (TO of the first resin insulating layer ( 50 F) is an insulation distance from the first conductor layer ( 58 F) to the fifth conductor layer ( 34 F), the first electrodes ( 32 P 1 ), and the third electrodes ( 32 P 3 ).
- the for-fifth-conductor-layer first via conductors ( 60 F 5 ), the for-first-electrode first via conductors ( 60 F 1 ) and the for-third-electrode first via conductors ( 60 F 3 ) each have a top diameter (TDF) at a position of the top surface (TF).
- the top diameter (TDF) of each of the for-fifth-conductor-layer first via conductors ( 60 F 5 ), the top diameter (TDF) of each of the for-first-electrode first via conductors ( 60 F 1 ), and the top diameter (TDF) of each of the for-third-electrode first via conductors ( 60 F 3 ) are substantially equal to each other.
- the top diameter (TDF) is illustrated in FIG. 6C .
- the for-fifth-conductor-layer first via conductors ( 60 F 5 ), the for-first-electrode first via conductors ( 60 F 1 ) and the for-third-electrode first via conductors ( 60 F 3 ) each have a bottom diameter (BDF) at a bottom position (upper surfaces of the fifth conductor layer ( 34 F), the first electrodes ( 32 P 1 ), and the third electrodes ( 32 P 3 )).
- the bottom diameter (BDF) of each of the for-fifth-conductor-layer first via conductors ( 60 F 5 ), the bottom diameter (BDF) of each of the for-first-electrode first via conductors ( 60 F 1 ), and the bottom diameter (BDF) of each of the for-third-electrode first via conductors ( 60 F 3 ) are substantially equal to each other.
- a length of each of the for-fifth-conductor-layer first via conductors ( 60 F 5 ), the for-first-electrode first via conductors ( 60 F 1 ) and the for-third-electrode first via conductors ( 60 F 3 ) is substantially equal to the thickness (Tf) of the first resin insulating layer ( 50 F).
- a shallow recess ( 58 FR) (having a short distance from a flat upper surface to a bottom) is formed in the first conductor layer ( 58 F) above each of the for-fifth-conductor-layer first via conductors ( 60 F 5 ), the for-first-electrode first via conductors ( 60 F 1 ) and the for-third-electrode first via conductors ( 60 F 3 ).
- the second build-up layer ( 55 S) includes a second resin insulating layer ( 50 S) formed on the sixth surface (S) of the core substrate 30 and on the sixth conductor layer ( 34 S), a second conductor layer ( 58 S) formed on the second resin insulating layer ( 50 S), a fourth resin insulating layer (outermost second resin insulating layer) ( 150 S) formed on the second conductor layer ( 58 S) and on the second resin insulating layer ( 50 S), and a fourth conductor layer ( 158 S) formed on the fourth resin insulating layer ( 150 S).
- the second conductor layer ( 58 S) has a second conductor circuit ( 58 SW) formed directly on the opening 31 , and an on-core-material second conductor circuit ( 58 SC) formed directly on the core material ( 20 z ).
- Adjacent P-type thermoelectric elements ( 32 P) and N-type thermoelectric elements ( 32 N) are connected to each other by the second conductor circuit ( 58 SW).
- FIG. 6B is a plan view illustrating the second conductor circuit ( 58 SW).
- the second conductor circuit ( 58 SW) includes on-second-electrode second conductor circuits ( 58 SW 2 ) respectively covering the second electrodes ( 32 P 2 ), on-fourth-electrode second conductor circuits ( 58 SW 4 ) respectively covering the fourth electrodes ( 32 P 4 ), and second wirings ( 58 s W) each connecting an on-second-electrode second conductor circuit ( 58 SW 2 ) to an on-fourth-electrode second conductor circuit ( 58 SW 4 ).
- the on-second-electrode second conductor circuits ( 58 SW 2 ) are respectively formed on the second electrode ( 32 P 2 ), and a size of each of the on-second-electrode second conductor circuits ( 58 SW 2 ) is larger than a size of each of the second electrodes ( 32 P 2 ).
- the on-fourth-electrode second conductor circuits ( 58 SW 4 ) are respectively formed on the fourth electrode ( 32 P 4 ), and a size of each of the on-fourth-electrode second conductor circuits ( 58 SW 4 ) is larger than a size of each of the fourth electrodes ( 32 P 4 ).
- a width ( 58 s WD) of each of the second wirings ( 58 s W) is equal to a width ( 58 SWD 2 ) of each of the on-second-electrode second conductor circuits ( 58 SW 2 ).
- the width ( 58 s WD) of each of the second wirings ( 58 s W) is smaller than the width ( 58 SWD 2 ) of each of the on-second-electrode second conductor circuits ( 58 SW 2 ).
- the width ( 58 s WD) of each of the second wirings ( 58 s W) is equal to a width ( 58 SWD 4 ) of each of the on-fourth-electrode second conductor circuits ( 58 SW 4 ).
- the width ( 58 s WD) of each of the second wirings ( 58 s W) is smaller than the width ( 58 SWD 4 ) of each of the on-fourth-electrode second conductor circuits ( 58 SW 4 ).
- Dotted lines in the on-second-electrode second conductor circuits ( 58 SW 2 ) respectively indicate outer peripheries of top parts of for-second-electrode second via conductors ( 60 S 2 ).
- the on-second-electrode second conductor circuits ( 58 SW 2 ) are connected to the second electrodes ( 32 P 2 ) by the multiple for-second-electrode second via conductors ( 60 S 2 ).
- Dotted lines in the on-fourth-electrode second conductor circuit ( 58 SW 4 ) respectively indicate outer peripheries of top parts of for-fourth-electrode second via conductors ( 60 S 4 ).
- the on-fourth-electrode second conductor circuits ( 58 SW 4 ) are connected to the fourth electrodes ( 32 P 4 ) by the multiple for-fourth-electrode second via conductors ( 60 S 4 ).
- One on-second-electrode second conductor circuit ( 58 SW 2 ) is formed on one second electrode ( 32 P 2 ).
- One on-fourth-electrode second conductor circuit ( 58 SW 4 ) is formed on one fourth electrode ( 32 P 4 ).
- the second build-up layer ( 55 S) further has second via conductors ( 60 S) penetrating the second resin insulating layer ( 50 S) and fourth via conductors ( 160 S) penetrating the fourth resin insulating layer ( 150 S).
- the second via conductors ( 60 S) include via conductors (for-sixth-conductor-layer second via conductors) ( 60 S 6 ) that connect the sixth conductor layer ( 34 S) to the on-core-material second conductor circuit ( 58 SC), the via conductors (the for-second-electrode second via conductors) ( 60 S 2 ) that connect the second electrodes ( 32 P 2 ) to the on-second-electrode second conductor circuits ( 58 SW 2 ), and the via conductors (the for-fourth-electrode second via conductors) ( 60 S 4 ) that connect the fourth electrodes ( 32 P 4 ) to the on-fourth-electrode second conductor circuits ( 58 SW 4 ).
- the number of the for-second-electrode second via conductors ( 60 S 2 ) that connect one second electrode ( 32 P 2 ) to one on-second-electrode second conductor circuit ( 58 SW 2 ) is 2 or more.
- the number of the for-second-electrode second via conductors ( 60 S 2 ) reaching one second electrode ( 32 P 2 ) is 20 or more.
- a heat dissipation effect can be increased. Connection reliability can be increased even when the electronic components 32 expand or contract.
- the number of the for-fourth-electrode second via conductors ( 60 S 4 ) that connect one fourth electrode ( 32 P 4 ) to one on-fourth-electrode second conductor circuit ( 58 SW 4 ) is 2 or more.
- the number of the for-fourth-electrode second via conductors ( 60 S 4 ) reaching one fourth electrode ( 32 P 4 ) is 20 or more.
- a heat dissipation effect can be increased.
- Connection reliability can be increased even when the electronic components 32 expand or contract.
- the second resin insulating layer ( 50 S) has a bottom surface (BS) opposing the sixth surface (S) and a top surface (TS) on an opposite side with respect to the bottom surface (BS).
- a thickness (Ts) of the second resin insulating layer ( 50 S) is an insulation distance from the second conductor layer ( 58 S) to the sixth conductor layer ( 34 S), the second electrodes ( 32 P 2 ), and the fourth electrodes ( 32 P 4 ).
- the for-sixth-conductor-layer second via conductors ( 60 S 6 ), the for-second-electrode second via conductors ( 60 S 2 ) and the for-fourth-electrode second via conductors ( 60 S 4 ) each have a top diameter (TDS) at a position of the top surface (TS).
- the top diameter (TDS) of each of the for-sixth-conductor-layer second via conductors ( 60 S 6 ), the top diameter (TDS) of each of the for-second-electrode second via conductors ( 60 S 2 ) and the top diameter (TDS) of each of the for-fourth-electrode second via conductors ( 60 S 4 ) are substantially equal to each other.
- the top diameter (TDS) is illustrated in FIG. 6D .
- the for-sixth-conductor-layer second via conductors ( 60 S 6 ), the for-second-electrode second via conductors ( 60 S 2 ) and the for-fourth-electrode second via conductors ( 60 S 4 ) each have a bottom diameter (BDS) at a bottom position (the sixth conductor layer ( 34 S), the second electrodes ( 32 P 2 ), and the fourth electrodes ( 32 P 4 )).
- the bottom diameter (BDS) of each of the for-sixth-conductor-layer second via conductors ( 60 S 6 ), the bottom diameter (BDS) of each of the for-second-electrode second via conductors ( 60 S 2 ), and the bottom diameter (BDS) of each of the for-fourth-electrode second via conductors ( 60 S 4 ) are substantially equal to each other.
- a length of each of the for-sixth-conductor-layer second via conductors ( 60 S 6 ), the for-second-electrode second via conductors ( 60 S 2 ), and the for-fourth-electrode second via conductors ( 60 S 4 ) is substantially equal to the thickness (Ts) of the second resin insulating layer ( 50 S).
- 6C is formed in the second conductor layer ( 58 S) above each of the for-sixth-conductor-layer second via conductors ( 60 S 6 ), the for-second-electrode second via conductors ( 60 S 2 ) and the for-fourth-electrode second via conductors ( 60 S 4 ).
- the thickness (Tf) of the first resin insulating layer ( 50 F) illustrated in FIG. 6C is smaller than the thickness (Ts) of the second resin insulating layer ( 50 S) illustrated in FIG. 6D .
- the length (Tf) of each of the for-fifth-conductor-layer first via conductors ( 60 F 5 ), the for-first-electrode first via conductors ( 60 F 1 ) and the for-third-electrode first via conductors ( 60 F 3 ) is shorter than the length (Ts) of each of the for-sixth-conductor-layer second via conductors ( 60 S 6 ), the for-second-electrode second via conductors ( 60 S 2 ) and the for-fourth-electrode second via conductors ( 60 S 4 ).
- the top diameter (TDF) of each of the for-fifth-conductor-layer first via conductors ( 60 F 5 ), the for-first-electrode first via conductors ( 60 F 1 ) and the for-third-electrode first via conductors ( 60 F 3 ) is substantially equal to the top diameter (TDS) of each of the for-sixth-conductor-layer second via conductors ( 60 S 6 ), the for-second-electrode second via conductors ( 60 S 2 ) and the for-fourth-electrode second via conductors ( 60 S 4 ).
- the bottom diameter (BDF) of each of the for-fifth-conductor-layer first via conductors ( 60 F 5 ), the for-first-electrode first via conductors ( 60 F 1 ) and the for-third-electrode first via conductors ( 60 F 3 ) is larger than the bottom diameter (BDS) of each of the for-sixth-conductor-layer second via conductors ( 60 S 6 ), the for-second-electrode second via conductors ( 60 S 2 ) and the for-fourth-electrode second via conductors ( 60 S 4 ).
- each of the for-fifth-conductor-layer first via conductors ( 60 F 5 ), the for-first-electrode first via conductors ( 60 F 1 ) and the for-third-electrode first via conductors ( 60 F 3 ) has a larger bonding area and thus a larger bonding force at the bottom than that of each of the for-sixth-conductor-layer second via conductors ( 60 S 6 ), the for-second-electrode second via conductors ( 60 S 2 ) and the for-fourth-electrode second via conductors ( 60 S 4 ).
- the thickness (Tf) of the first resin insulating layer ( 50 F) on the first build-up layer ( 55 F) side where an integrated circuit (heat-absorbing element) such as an ASIC having a size larger than that of a light emitting element (heat-dissipating element) such as an LED or a semiconductor laser is mounted and where a larger stress is applied, smaller than the thickness (Ts) of the second resin insulating layer ( 50 S), the length (TO of each of the for-fifth-conductor-layer first via conductors ( 60 F 5 ), the for-first-electrode first via conductors ( 60 F 1 ), and the for-third-electrode first via conductors ( 60 F 3 ) provided in the first resin insulating layer ( 50 F) is shortened, resistance against a large stress is increased, and reliability of the via conductors is increased.
- the deep recess ( 58 FR) (having a long distance from a flat upper surface to a bottom) in the second conductor layer ( 58 S) above each of the for-sixth-conductor-layer second via conductors ( 60 S 6 ), the for-second-electrode second via conductors ( 60 S 2 ) and the for-fourth-electrode second via conductors ( 60 S 4 ), a contact area between the second conductor layer ( 58 S) and the second resin insulating layer ( 50 S) is increased, and heat transfer performance is improved.
- a second solder resist layer ( 70 S) having openings ( 71 S) can be formed on the fourth conductor layer ( 158 S) and the fourth resin insulating layer ( 150 S).
- the fourth conductor layer ( 158 S) exposed from the openings ( 71 S) forms second pads ( 73 S).
- An example of an electronic component to be mounted on the second pads ( 73 S) is a light-emitting element such as an LED or a semiconductor laser, and is a heat-generating element that has a small size and generates a large amount of heat when in operation.
- a first solder resist layer ( 70 F) having openings ( 71 F) can be formed on the third resin insulating layer ( 150 F) and the third conductor layer ( 158 F).
- the third conductor layer ( 158 F) exposed from the openings ( 71 F) forms first pads ( 73 F) for mounting an electronic component.
- An example of an electronic component to be mounted on the first pads ( 73 F) is an integrated circuit having a large size such as an ASIC, which has a large heat capacity and forms a heat-absorbing element that absorbs heat from a heat-generating element mounted on the second pads ( 73 S).
- the first resin insulating layer ( 50 F) and the second resin insulating layer ( 50 S) are each formed of a low thermal conductivity material (0.35 W/ink) that does not have a core material.
- a low thermal conductivity material 0.35 W/ink
- an ABF Ajinomoto Build-up Film: manufactured by Ajinomoto Fine Techno Co., Ltd.
- the first resin insulating layer ( 50 F) and the second resin insulating layer ( 50 S) are each formed of a resin that does not contain inorganic fibers but contains ultra-small inorganic filler particles.
- the first resin insulating layer ( 50 F) and the second resin insulating layer ( 50 S) each include an epoxy-based resin, a polymer-based resin, and a curing agent.
- the inorganic filler particles have a size (average filler particle size) of 0.05-10 ⁇ m, and a maximum size of 10 ⁇ m. An amount of the inorganic filler is 35-75 w %.
- the resin 53 originating from the first resin insulating layer ( 50 F) filled in the opening 31 has the same physical properties as the first resin insulating layer ( 50 F).
- the thermal conductivity of the core material ( 20 z ) is about the same as that of the first resin insulating layer ( 50 F) and the second resin insulating layer ( 50 S).
- the third resin insulating layer (outermost first resin insulating layer) ( 150 F) on the first resin insulating layer ( 50 F) and the fourth resin insulating layer (outermost second resin insulating layer) ( 150 S) on the second resin insulating layer ( 50 S) are each formed of a high thermal conductivity material (0.5 W/mk) that has a core material.
- a copper-clad laminated plate obtained by laminating a copper foil on a GHPL830NS prepreg manufactured by Mitsubishi Gas Chemical Inc.
- the first resin insulating layer ( 50 F), the second resin insulating layer ( 50 S), and the resin 53 which have a low thermal conductivity, are formed around the P-type thermoelectric elements ( 32 P) and the N-type thermoelectric elements ( 32 N), and a heat-insulation structure is formed. Therefore, heat can be efficiently dissipated via the for-first-electrode first via conductors ( 60 F 1 ), the for-third-electrode first via conductors ( 60 F 3 ), the for-second-electrode second via conductors ( 60 S 2 ), and the for-fourth-electrode second via conductors ( 60 S 4 ).
- the third resin insulating layer (outermost first resin insulating layer) ( 150 F) and the fourth resin insulating layer (outermost second resin insulating layer) ( 150 S) have a high thermal conductivity, heat from a heat-generating element such as an LED surface-mounted on the fourth resin insulating layer (outermost second resin insulating layer) ( 150 S) can be efficiently transmitted to a heat-absorbing element having a large size such as an ASIC surface-mounted on the third resin insulating layer (outermost first resin insulating layer) ( 150 F).
- the third resin insulating layer (outermost first resin insulating layer) ( 150 F) and the fourth resin insulating layer (outermost second resin insulating layer) ( 150 S) desirably have a thermal conductivity of 1.2 or more times that of the first resin insulating layer ( 50 F) and the second resin insulating layer ( 50 S).
- via conductors penetrating the third resin insulating layer (outermost first resin insulating layer) ( 150 F) are not provided on the for-first-electrode first via conductors ( 60 F 1 ) connecting the on-first-electrode first conductor circuits ( 58 FW 1 ) to the first electrodes ( 32 P 1 ) and on the for-third-electrode first via conductors ( 60 F 3 ) connecting the on-third-electrode first conductor circuits ( 58 FW 3 ) to the third electrodes ( 32 P 3 ).
- via conductors penetrating the fourth resin insulating layer (outermost second resin insulating layer) ( 150 S) are not provided on the for-second-electrode second via conductors ( 60 S 2 ) connecting the on-second-electrode second conductor circuit ( 58 SW 2 ) to the second electrodes ( 32 P 2 ) and on the for-fourth-electrode second via conductors ( 6054 ) connecting the on-fourth-electrode second conductor circuit ( 585 W 4 ) to the fourth electrodes ( 32 P 4 ). Since the via conductors are not provided, insulation reliability is high.
- Heat from the P-type thermoelectric elements ( 32 P) and the N-type thermoelectric elements ( 32 N) is transmitted via the for-first-electrode first via conductors ( 60 F 1 ), the for-third-electrode first via conductors ( 60 F 3 ), the for-second-electrode second via conductors ( 60 S 2 ), and the for-fourth-electrode second via conductors ( 60 S 4 ), and is not transmitted via the first resin insulating layer ( 50 F) and the second resin insulating layer ( 50 S) which have a low thermal conductivity and form a heat-insulation structure, and heat from the above-described heat-generating element can be efficiently released to the heat-absorbing element via the third resin insulating layer (outermost first resin insulating layer) ( 150 F) and the fourth resin insulating layer (outermost second resin insulating layer) ( 150 S) which have a high thermal conductivity.
- the third resin insulating layer (outermost first resin insulating layer) ( 150 F) and the fourth resin insulating layer (outermost second resin insulating layer) ( 150 S) each have a core material and are high in rigidity, even when the first resin insulating layer ( 50 F) and the second resin insulating layer ( 50 S) which do not each have a core material and are low in rigidity are formed on an inner-layer side, reliability is unlikely to decrease.
- FIGS. 1D, 6A, and 6B A method for connection between the P-type thermoelectric elements ( 32 P), the N-type thermoelectric elements ( 32 N), the first conductor circuit ( 58 FW), the for-first-electrode first via conductors ( 60 F 1 ), the for-third-electrode first via conductors ( 60 F 3 ), the second conductor circuit ( 58 SW), the for-second-electrode second via conductors ( 60 S 2 ) and the for-fourth-electrode second via conductors ( 60 S 4 ) is schematically illustrated in FIGS. 1D, 6A, and 6B .
- FIG. 1D is a cross-sectional view.
- the P-type thermoelectric elements ( 32 P) and the N-type thermoelectric elements ( 32 N) are connected in series via the first conductor circuit ( 58 FW), the for-first-electrode first via conductors ( 60 F 1 ), the for-third-electrode first via conductors ( 60 F 3 ), the second conductor circuit ( 58 SW), the for-second-electrode second via conductors ( 60 S 2 ) and the for-fourth-electrode second via conductors ( 60 S 4 ).
- the P-type thermoelectric elements ( 32 P) and the N-type thermoelectric elements ( 32 N) are alternately connected.
- the P-type thermoelectric elements ( 32 P) and the N-type thermoelectric elements ( 32 N) are alternately positioned and connected in series. Connections between the P-type thermoelectric elements ( 32 P) and the N-type thermoelectric elements ( 32 N) via the first conductor circuit ( 58 FW) and connections between the P-type thermoelectric elements ( 32 P) and the N-type thermoelectric elements ( 32 N) via the second conductor circuit ( 58 SW) are alternately repeated.
- the second pads ( 73 S) include second pads (plus pads) ( 73 SP) having a plus electric potential and second pads (minus pads) ( 73 SN) having a minus electric potential.
- the multiple P-type thermoelectric elements ( 32 P) and the multiple N-type thermoelectric elements ( 32 N) are positioned between the plus pads ( 73 SP) and the minus pads ( 73 SN). Wirings (for-built-in-component wirings) from the plus pads ( 73 SP) to the minus pads ( 73 SN) via the P-type thermoelectric elements ( 32 P) and the N-type thermoelectric elements ( 32 N) are independent of each other in the printed wiring board 10 .
- the for-built-in-component wirings include the first conductor circuit ( 58 FW), the for-first-electrode first via conductors ( 60 F 1 ), the for-third-electrode first via conductors ( 60 F 3 ), the second conductor circuit ( 58 SW), the for-second-electrode second via conductors ( 60 S 2 ), and the for-fourth-electrode second via conductors ( 60 S 4 ).
- the for-built-in-component wirings are not connected to conductor circuits in the printed wiring board other than the for-built-in-component wirings. Data transmitted in the printed wiring board 10 is unlikely to deteriorate.
- Through-hole conductors ( 36 S) surrounding the opening 31 are included in the for-built-in-component wirings.
- the number of the through-hole conductors ( 36 S) included in the for-built-in-component wirings is 2.
- a first conductor circuit ( 58 FWLU) at upper left of FIG. 6A extends from a position above the opening 31 to a position above the core material ( 20 z ) and connects to a through-hole conductor ( 36 S).
- a first conductor circuit ( 58 FWLL) at lower left of FIG. 6A extends from a position above the opening 31 to a position above the core material ( 20 z ) and connects to a through-hole conductor ( 36 S).
- Second pads having an electric potential lower than that of the plus pads are included in the minus pads.
- the P-type thermoelectric elements ( 32 P) and the N-type thermoelectric elements ( 32 N) are connected to the second conductor circuit ( 58 SW) via the second via conductors ( 60 S). Therefore, even when the P-type thermoelectric elements ( 32 P) and the N-type thermoelectric elements ( 32 N) are embedded in the core substrate, heat can be transmitted to the P-type thermoelectric elements ( 32 P) and the N-type thermoelectric elements ( 32 N) via the second conductor circuit ( 58 SW). Heat can be efficiently transmitted to the P-type thermoelectric elements ( 32 P) and the N-type thermoelectric elements ( 32 N).
- Temperature rise of a light-emitting element such as an LED or a semiconductor laser mounted on the printed wiring board can be suppressed.
- heat is generated from a light emitting-element (heat-dissipating element) such as an LED or a semiconductor laser mounted on the first pads ( 73 F).
- the core substrate 30 is positioned substantially at a center of the printed wiring board. The cross-sectional direction is perpendicular to the fifth surface (F).
- the P-type thermoelectric elements ( 32 P) and the N-type thermoelectric elements ( 32 N) are connected to the first conductor circuit ( 58 FW) via the first via conductors ( 60 F). Therefore, even when the P-type thermoelectric elements ( 32 P) and the N-type thermoelectric elements ( 32 N) are embedded in the core substrate, heat can be transmitted to outside via the first conductor circuit ( 58 FW). Heat can be efficiently transmitted to the outside. For example, heat can be transmitted to an integrated circuit having a large size such as an ASIC, or to a motherboard. Temperature rise of a heat-dissipating element mounted on the printed wiring board can be suppressed.
- the core material ( 20 z ) is formed of a resin such as an epoxy resin and a reinforcing material such as a glass cloth.
- the core material ( 20 z ) may further contain inorganic particles such as silica particles.
- the first resin insulating layer ( 50 F), the second resin insulating layer ( 50 S), the third resin insulating layer ( 150 F), and the fourth resin insulating layer ( 150 S) are each formed of a resin such as an epoxy resin and inorganic particles such as silica particles.
- the third resin insulating layer (outermost first resin insulating layer) ( 150 F) and the fourth resin insulating layer (outermost second resin insulating layer) ( 150 S) may each further contain a reinforcing material such as a glass cloth.
- heat from an electronic component mounted on the second pads ( 73 S) can be transmitted to an integrated circuit having a large size via the first pads ( 73 F) by applying an electric current to the P-type thermoelectric elements ( 32 P) and the N-type thermoelectric elements ( 32 N).
- FIG. 2B illustrates positioning of the P-type thermoelectric elements ( 32 P) and the N-type thermoelectric elements ( 32 N) accommodated in the opening 31 of the core substrate 30 .
- the P-type thermoelectric elements ( 32 P) and the N-type thermoelectric elements ( 32 N) are alternately positioned.
- Each of the N-type thermoelectric elements ( 32 N) is positioned adjacent to one of the P-type thermoelectric elements ( 32 P). As illustrated in FIG.
- an electronic component positioned above a P-type thermoelectric element ( 32 P) is an N-type thermoelectric element ( 32 N)
- an electronic component positioned below a P-type thermoelectric element ( 32 P) is an N-type thermoelectric element ( 32 N)
- an electronic component positioned on a right side of a P-type thermoelectric element ( 32 P) is an N-type thermoelectric element ( 32 N)
- an electronic component positioned on a left side of a P-type thermoelectric element ( 32 P) is an N-type thermoelectric element ( 32 N).
- An electronic component positioned above an N-type thermoelectric element ( 32 N) is a P-type thermoelectric element ( 32 P)
- an electronic component positioned below an N-type thermoelectric element ( 32 N) is a P-type thermoelectric element ( 32 P)
- an electronic component positioned on a right side of an N-type thermoelectric element ( 32 N) is a P-type thermoelectric element ( 32 P)
- an electronic component positioned on a left side of an N-type thermoelectric element ( 32 N) is a P-type thermoelectric element ( 32 P).
- the number of the P-type thermoelectric elements ( 32 P) and the number of the N-type thermoelectric elements ( 32 N) accommodated in the one opening 31 are equal to each other.
- the electronic components are the P-type thermoelectric elements ( 32 P) and the N-type thermoelectric elements ( 32 N). Further, the number of the electronic components of each kind is 2 or more.
- the core substrate 30 is not present between adjacent electronic components.
- the core material ( 20 z ) is not present between adjacent electronic components. Therefore, a size of the opening 31 for accommodating the electronic components can be reduced. A size of the printed wiring board 10 can be reduced.
- the number of the P-type thermoelectric elements ( 32 P) is 10 or more, and the number of the N-type thermoelectric elements ( 32 N) is 10 or more.
- the P-type thermoelectric elements ( 32 P) and the N-type thermoelectric elements ( 32 N) each have a cubical shape.
- An example of a length of each side is 1 mm.
- spaces (se) exist between adjacent P-type thermoelectric elements ( 32 P) and N-type thermoelectric elements ( 32 N).
- the spaces (se) each have a width (seD) of 10 ⁇ m or more and 50 ⁇ m or less. Due to the existence of the spaces (se), interference between the P-type thermoelectric elements ( 32 P) and the N-type thermoelectric elements ( 32 N) can be suppressed.
- spaces (sw) exist between the core substrate 30 and the P-type thermoelectric elements ( 32 P).
- Spaces (sw) exist between the core substrate 30 and the N-type thermoelectric elements ( 32 N).
- the spaces (sw) each have a width (swD) of 15 ⁇ m or more and 50 ⁇ m or less. Due to the existence of the spaces (sw), interference between the P-type thermoelectric elements ( 32 P) and the fifth conductor layer ( 34 F) can be suppressed. Interference between the N-type thermoelectric elements ( 32 N) and the fifth conductor layer ( 34 F) can be suppressed. Interference between the P-type thermoelectric elements ( 32 P) and the sixth conductor layer ( 34 S) can be suppressed. Interference between the N-type thermoelectric elements ( 32 N) and the sixth conductor layer ( 34 S) can be suppressed.
- the multiple electronic components (the P-type thermoelectric elements ( 32 P) and the N-type thermoelectric elements ( 32 N)) 32 are accommodated in the one opening 31 . Even when a large number of electronic components are embedded in the printed wiring board 10 , the size of the printed wiring board 10 can be reduced. Even when the multiple electronic components are embedded in the printed wiring board, the printed wiring board 10 having a small size and a high cooling effect can be provided.
- the spaces (se) and the spaces (sw) are filled with the resin 53 originating from the first resin insulating layer ( 50 F). Therefore, the resin 53 formed in the opening 31 and the first resin insulating layer ( 50 F) are integrally formed. An interface between the resin 53 and the first resin insulating layer ( 50 F) is not formed. Therefore, even when the electronic components 32 in the opening 31 are subjected to repeated thermal expansion and thermal contraction, peeling does not occur between the resin 53 and the first resin insulating layer ( 50 F).
- a highly reliable printed wiring board 10 can be provided.
- the resin 53 originating from the first resin insulating layer ( 50 F) can enter into the spaces (se, sw).
- the spaces (se, sw) can be filled with the resin 53 originating from the first resin insulating layer ( 50 F).
- the first wirings ( 58 FW) connect to each other only electronic components of different kinds.
- the second wirings ( 58 s W) connect to each other only electronic components of different kinds. Interference between electronic components of the same kind can be suppressed. For example, each of the electronic components can exert its maximum capacity. A heat dissipation effect can be increased.
- FIGS. 3A-5B illustrate a method for manufacturing the printed wiring board of the first embodiment.
- a double-sided copper-clad laminated plate 20 is prepared ( FIG. 3A ).
- the double-sided copper-clad laminated plate 20 is formed of the core material ( 20 z ) having the fifth surface (F) and the sixth surface (S) on an opposite side with respect to the fifth surface (F) and a copper foil 22 laminated on both sides of the core material ( 20 z ).
- Through holes for through-hole conductors are formed in the double-sided copper-clad laminated plate 20 .
- the through-hole conductors 36 are formed in the through holes for through-hole conductors.
- the fifth conductor layer ( 34 F) is formed on the fifth surface (F) of the core material ( 20 z ).
- the sixth conductor layer ( 34 S) is formed on the sixth surface (S) of the core material ( 20 z ).
- the fifth conductor layer ( 34 F) and the sixth conductor layer ( 34 S) are connected to each other by the through-hole conductors 36 .
- a circuit substrate is completed.
- the fifth conductor layer ( 34 F) has an alignment mark (TM).
- the opening 31 penetrating the circuit substrate is formed at a center part of the circuit substrate.
- the core substrate 30 having the fifth surface (F) and the sixth surface (S) on an opposite side with respect to the fifth surface (F) is completed ( FIG. 3B ).
- the core substrate 30 has the fifth conductor layer ( 34 F), the sixth conductor layer ( 34 S), the through-hole conductors 36 , and the opening 31 .
- the fifth surface (F) of the core substrate 30 and the fifth surface (F) of the core material ( 20 z ) are the same surface
- the sixth surface (S) of the core substrate 30 and the sixth surface (S) of the core material ( 20 z ) are the same surface.
- a tape 18 is pasted on the sixth surface (S) of the core substrate 30 , and the opening 31 is closed ( FIG. 3C ).
- the P-type thermoelectric elements ( 32 P) are mounted one by one on the tape exposed from the opening 31 .
- the P-type thermoelectric elements ( 32 P) are mounted on the tape 18 such that the P-type thermoelectric elements ( 32 P) are respectively adjacent to spaces (SP) for mounting the N-type thermoelectric elements ( 32 N) ( FIG. 3D ).
- the P-type thermoelectric elements ( 32 P) are positioned in rows and columns, and the P-type thermoelectric elements ( 32 P) and the spaces (SP) are alternately positioned.
- the mounting of the P-type thermoelectric elements ( 32 P) is completed. All the P-type thermoelectric elements ( 32 P) accommodated in the one opening 31 are amounted on the tape 18 . After that, using the alignment mark (TM) as a reference, the N-type thermoelectric elements are mounted one by one on the tape exposed from the opening 31 and the P-type thermoelectric elements ( 32 P). In this case, as illustrated in FIG. 2B , the N-type thermoelectric elements ( 32 N) are placed in the spaces (SP). The P-type thermoelectric elements ( 32 P) and the N-type thermoelectric elements ( 32 N) are adjacent to each other.
- the N-type thermoelectric elements ( 32 N) are positioned in rows and columns, and the P-type thermoelectric elements ( 32 P) and the N-type thermoelectric elements ( 32 N) are alternately positioned ( FIG. 4A ). As illustrated in FIG. 2C , the P-type thermoelectric elements ( 32 P) and the N-type thermoelectric elements ( 32 N) are positioned at intersection points of the rows and the columns. The number of the rows and the number of the columns are the same. The number of the rows is 4 or more, and the number of the columns is 4 or more. In the method for manufacturing the printed wiring board of the first embodiment, first, all the P-type thermoelectric elements ( 32 P) are accommodated in the opening 31 .
- the formation of the opening 31 and the mounting of the electronic components ( 32 P, 32 N) are performed using the same alignment mark (TM) as a reference. Therefore, positional accuracy between the opening 31 and the electronic components ( 32 P, 32 N) can be increased. Positional accuracy between the P-type thermoelectric elements ( 32 P) and the N-type thermoelectric elements ( 32 N) can be increased.
- the width (seD) of each of the spaces (se) can be kept in a predetermined range (10 ⁇ m or more and 50 ⁇ m or less).
- the width (swD) of each of the spaces (sw) can be kept in a predetermined range (15 ⁇ m or more and 50 ⁇ m or less).
- the P-type thermoelectric elements ( 32 P) and the N-type thermoelectric elements ( 32 N) can be mounted in any order.
- an uncured film for resin insulating layer formation is laminated on the fifth surface (F) of the core substrate 30 .
- the film for resin insulating layer formation covers the opening 31 .
- the film for resin insulating layer formation is softened.
- the spaces (se) and the spaces (sw) are filled with a resin containing inorganic particles originating from a film for forming a resin insulating layer ( FIG. 4B ).
- the film for forming the resin insulating layer, the resin filling the spaces (se) and the resin filling the spaces (sw) are cured.
- the first resin insulating layer ( 50 F) is formed on the core substrate 30 and the opening 31 .
- the resin 53 filled in the spaces (se) and the spaces (sw) is formed.
- the first resin insulating layer ( 50 F) and the resin 53 are integrally formed.
- the first resin insulating layer ( 50 F) has a bottom surface (BF) opposing the fifth surface (F) and a top surface (TF) on an opposite side with respect to the bottom surface (BF).
- the tape 18 is removed from the core substrate 30 .
- the second resin insulating layer ( 50 S) is formed on the sixth surface (S) of the core substrate 30 and the opening 31 ( FIG. 4C ).
- the second resin insulating layer ( 50 S) has a bottom surface (BS) opposing the sixth surface (S) and a top surface (TS) on an opposite side with respect to the bottom surface (BS).
- the first conductor layer ( 58 F) is formed on the first resin insulating layer ( 50 F).
- the first via conductors ( 60 F) penetrating the first resin insulating layer ( 50 F) are formed.
- the first conductor layer ( 58 F) and the first via conductors ( 60 F) are formed using a semi-additive method. Openings for the first via conductors penetrating the first resin insulating layer ( 50 F) are formed. Then, by filling the openings, the first via conductors ( 60 F) are formed.
- the openings for the first via conductors each have the top diameter (TDF) at the position of the top surface (TF) of the first resin insulating layer ( 50 F).
- the first conductor layer ( 58 F) includes the on-first-electrode first conductor circuits ( 58 FW 1 ) each of which is formed on one P-type thermoelectric element ( 32 P), and the on-third-electrode first conductor circuits ( 58 FW 3 ) each of which is formed on one N-type thermoelectric element ( 32 N).
- the multiple on-first-electrode first conductor circuits ( 58 FW 1 ) and the multiple on-third-electrode first conductor circuits ( 58 FW 3 ) are formed.
- a first electronic component ( 32 P) and a second electronic component ( 32 N), which are adjacent to each other, are connected to each other by one first wiring ( 58 FW).
- One first electronic component ( 32 P) and one second electronic component ( 32 N) are connected to each other by one first wiring ( 58 FW).
- the first via conductors ( 60 F) include the for-fifth-conductor-layer first via conductors ( 60 F 5 ) that connect the first conductor layer ( 58 F) to the fifth conductor layer ( 34 F), the for-first-electrode first via conductors ( 60 F 1 ) that connect the first electrodes ( 32 P 1 ) to the first conductor circuit ( 58 FW), and the for-third-electrode first via conductors ( 60 F 3 ) that connect the third electrodes ( 32 P 3 ) to the first conductor circuit ( 58 FW).
- the for-fifth-conductor-layer first via conductors ( 60 F 5 ) each have the top diameter (TDF) at the position of the top surface (TF).
- the for-first-electrode first via conductors ( 60 F 1 ) each have the top diameter (TDF) at the position of the top surface (TF).
- the for-third-electrode first via conductors ( 60 F 3 ) each have the top diameter (TDF) at the position of the top surface (TF).
- the top diameter (TDF) of each of the for-fifth-conductor-layer first via conductors ( 60 F 5 ), the top diameter (TDF) of each of the for-first-electrode first via conductors ( 60 F 1 ), and the top diameter (TDF) of each of the for-third-electrode first via conductors ( 60 F 3 ) are substantially equal to each other.
- the for-first-electrode first via conductors ( 60 F 1 ) and the for-third-electrode first via conductors ( 60 F 3 ) are formed using the alignment mark (TM) as a reference.
- One first electrode ( 32 P 1 ) is connected to the first conductor circuit ( 58 FW) by multiple for-first-electrode first via conductors ( 60 F 1 ).
- the number of the for-first-electrode first via conductors ( 60 F 1 ) connecting one first electrode ( 32 P 1 ) to the first conductor circuit ( 58 FW) is 30 or more and 40 or less.
- One third electrode ( 32 P 3 ) is connected to the first conductor circuit ( 58 FW) by multiple for-third-electrode first via conductors ( 60 F 3 ).
- the number of the for-third-electrode first via conductors ( 60 F 3 ) connecting one third electrode ( 32 P 3 )) to the first conductor circuit ( 58 FW) is 30 or more and 40 or less.
- the second conductor layer ( 58 S) is formed on the second resin insulating layer ( 50 S).
- the second via conductors ( 60 S) penetrating the second resin insulating layer ( 50 S) are formed.
- the second conductor layer ( 58 S) and the second via conductors ( 60 S) are formed using a semi-additive method. Openings for the second via conductors penetrating the second resin insulating layer ( 50 S) are formed. Then, by filling the openings, the second via conductors ( 60 S) are formed.
- the openings for the second via conductors each have the top diameter (TDS) at the position of the top surface (TS) of the second resin insulating layer ( 50 S).
- the second conductor layer ( 58 S) includes the on-second-electrode second conductor circuits ( 58 SW 2 ) each of which is formed on one first electronic component ( 32 P), and the on-fourth-electrode second conductor circuits ( 58 SW 4 ) each of which is formed on one second electronic component ( 32 N).
- the multiple on-second-electrode second conductor circuits ( 585 W 2 ) and the multiple on-fourth-electrode second conductor circuits ( 585 W 4 ) are formed.
- a first electronic component ( 32 P) and a second electronic component ( 32 N), which are adjacent to each other, are connected to each other by one second wiring ( 58 s W).
- One first electronic component ( 32 P) and one second electronic component ( 32 N) are connected to each other by one second wiring ( 58 s W).
- the second via conductors ( 60 S) include the for-sixth-conductor-layer second via conductors ( 60 S 6 ) that connect the second conductor layer ( 58 S) to the sixth conductor layer ( 34 S), the for-second-electrode second via conductors ( 60 S 2 ) that connect the second electrodes ( 32 P 2 ) to the second conductor circuit ( 58 SW), and the for-fourth-electrode second via conductors ( 60 S 4 ) that connect the fourth electrodes ( 32 P 4 ) to the second conductor circuit ( 58 SW).
- the for-sixth-conductor-layer second via conductors ( 60 S 6 ) each have the top diameter (TDS) at the position of the top surface (TS).
- the for-second-electrode second via conductors ( 60 S 2 ) each have the top diameter (TDS) at the position of the top surface (TS).
- the for-fourth-electrode second via conductors ( 60 S 4 ) each have the top diameter (TDS) at the position of the top surface (TS).
- the top diameter (TDS) of each of the for-sixth-conductor-layer second via conductors ( 60 S 6 ), the top diameter (TDS) of each of the for-second-electrode second via conductors ( 60 S 2 ) and the top diameter (TDS) of each of the for-fourth-electrode second via conductors ( 60 S 4 ) are substantially equal to each other.
- One second electrode ( 32 P 2 ) is connected to the second conductor circuit ( 58 SW) by multiple for-second-electrode second via conductors ( 60 S 2 ).
- the number of the for-second-electrode second via conductors ( 60 S 2 ) connecting one second electrode ( 32 P 2 ) to the second conductor circuit ( 58 SW) is 30 or more and 40 or less.
- One fourth electrode ( 32 P 4 ) is connected to the second conductor circuit ( 58 SW) by multiple for-fourth-electrode second via conductors ( 60 S 4 ).
- the number of the for-fourth-electrode second via conductors ( 60 S 4 ) connecting one fourth electrode ( 32 P 4 ) to the second conductor circuit ( 58 SW) is 30 or more and 40 or less ( FIG. 5A ).
- the third resin insulating layer ( 150 F) is formed on the first conductor layer ( 58 F) and the first resin insulating layer ( 50 F).
- the third conductor layer ( 158 F) is formed on the third resin insulating layer ( 150 F) using a semi-additive method.
- the third via conductors ( 160 F) penetrating the third resin insulating layer ( 150 F) and connecting the first conductor layer ( 58 F) and the third conductor layer ( 158 F) to each other are formed ( FIG. 5B ).
- the fourth resin insulating layer ( 150 S) is formed on the second conductor layer ( 58 S) and the second resin insulating layer ( 50 S).
- the fourth conductor layer ( 158 S) is formed on the fourth resin insulating layer ( 150 S) using a semi-additive method.
- the fourth via conductors ( 160 S) penetrating the fourth resin insulating layer ( 150 S) and connecting the second conductor layer ( 58 S) and the fourth conductor layer ( 158 S) to each other are formed ( FIG. 5B ).
- the first solder resist layer ( 70 F) having the first openings ( 71 F) are formed on the third conductor layer ( 158 F) and the third resin insulating layer ( 150 F).
- the second solder resist layer ( 70 S) having second openings ( 71 S) are formed on the fourth conductor layer ( 158 S) and the fourth resin insulating layer ( 150 S).
- the printed wiring board 10 is completed ( FIG. 1A ).
- the third conductor layer ( 158 F) exposed from the first openings ( 71 F) functions as the pads for mounting an electronic component.
- the fourth conductor layer ( 158 S) exposed from the second openings ( 71 S) functions as the pads for connecting to a light-emitting element such as an LED or a semiconductor laser.
- temperature of an electronic component mounted on the printed wiring board can be controlled within a predetermined range.
- a printed wiring board includes: a core substrate having a core material that has a fifth surface and a sixth surface on an opposite side with respect to the fifth surface, and an opening that penetrates the core material and is for accommodating multiple P-type thermoelectric elements and multiple N-type thermoelectric elements; the multiple P-type thermoelectric elements accommodated in the opening; the multiple N-type thermoelectric elements accommodated in the opening; a first build-up layer that includes a first resin insulating layer formed on the fifth surface and on the opening and is on a side where a heat-absorbing element is mounted; and a second build-up layer that includes a second resin insulating layer formed on the sixth surface and on the opening and is on a side where a heat-generating element is mounted.
- a thickness of the second resin insulating layer is a larger than a thickness of the first resin insulating layer.
- the multiple P-type thermoelectric elements and the multiple N-type thermoelectric elements are accommodated in the one opening formed in the core substrate. Therefore, the opening can be reduced in size, and the printed wiring board can be reduced in size.
- the thickness of the first resin insulating layer on the first build-up layer side where a heat-absorbing element having a size larger than that of a heat-generating element is mounted and where a larger stress is applied By reducing the thickness of the first resin insulating layer on the first build-up layer side where a heat-absorbing element having a size larger than that of a heat-generating element is mounted and where a larger stress is applied, a length of each of the via conductors provided in the first resin insulating layer is shortened, resistance against a large stress is increased, and reliability of the via conductors is increased.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Thermal Sciences (AREA)
- Manufacturing & Machinery (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Abstract
Description
- The present application is based upon and claims the benefit of priority to Japanese Patent Application No. 2019-136989, filed Jul. 25, 2019, the entire contents of which are incorporated herein by reference.
- The present invention relates to a printed wiring board in which P-type thermoelectric elements and N-type thermoelectric elements are accommodated in an opening.
- Japanese Patent Application Laid-Open Publication No. 2012-39050 describes a metal substrate in which Peltier elements are embedded. The entire contents of this publication are incorporated herein by reference.
- According to one aspect of the present invention, a printed wiring board includes a core substrate including a core material and having an opening such that the opening penetrates through the core substrate, thermoelectric elements including P-type thermoelectric elements and N-type thermoelectric elements such that the thermoelectric elements are accommodated in the opening of the core substrate, a first build-up layer that mounts a heat-absorbing element thereon and includes a first resin insulating layer such that the first resin insulating layer is formed on a first surface of the core substrate and covering the opening of the core substrate, and a second build-up layer that mounts a heat-generating element thereon and includes a second resin insulating layer such that the formed on the second resin insulating layer is formed on a second surface of the core substrate on the opposite side with respect to the first surface of the core substrate and covering the opening of the core substrate and has a thickness that is greater than a thickness of the first resin insulating layer.
- A more complete appreciation of the invention and many of the attendant advantages thereof will be readily obtained as the same becomes better understood by reference to the following detailed description when considered in connection with the accompanying drawings, wherein:
-
FIG. 1A is a cross-sectional view of a printed wiring board according to a first embodiment of the present invention; -
FIGS. 1B and 1C are each a cross-sectional view of an electronic component; -
FIG. 1D is schematic diagram illustrating some of for-built-in-component wirings; -
FIGS. 2A and 2B illustrate a method of the first embodiment for accommodating electronic components; -
FIG. 2C illustrates positioning of the electronic components; -
FIGS. 3A-3D are manufacturing process diagrams of the printed wiring board of the first embodiment; -
FIGS. 4A-4C are manufacturing process diagrams of the printed wiring board of the first embodiment; -
FIGS. 5A and 5B are manufacturing process diagrams of the printed wiring board of the first embodiment; -
FIGS. 6A and 6B are plan views illustrating wirings connecting the electronic components; and -
FIGS. 6C and 6D are cross-sectional views of via conductors. - Embodiments will now be described with reference to the accompanying drawings, wherein like reference numerals designate corresponding or identical elements throughout the various drawings.
-
FIG. 1A is a cross-sectional view of a printedwiring board 10 of a first embodiment. The printedwiring board 10 has acore substrate 30 having a fifth surface (F) and a sixth surface (S) on an opposite side with respect to the fifth surface (F), a first build-up layer (55F) formed on the fifth surface (F) of thecore substrate 30, and a second build-up layer (55S) formed on the sixth surface (S) of thecore substrate 30. - The
core substrate 30 has a core material (insulating substrate) (20 z) having a fifth surface (F) and a sixth surface (S) on an opposite side with respect to the fifth surface (F), a fifth conductor layer (34F) formed on the fifth surface of the core material (20 z), a sixth conductor layer (34S) formed on the sixth surface (S) of the core material (20 z), and through-hole conductors 36 connecting the fifth conductor layer (34F) and the sixth conductor layer (34S) to each other. Thecore substrate 30 further has anopening 31 that extends from the fifth surface (F) to the sixth surface (S). Multiple P-type thermoelectric elements (32P) and multiple N-type thermoelectric elements (32N) are accommodated in theopening 31. Spaces between the P-type thermoelectric elements (32P) and the N-type thermoelectric elements (32N) are filled with aresin 53. Spaces between the P-type thermoelectric elements (32P) and thecore substrate 30 are filled with theresin 53. Spaces between the N-type thermoelectric elements (32N) and thecore substrate 30 are filled with theresin 53. The P-type thermoelectric elements (32P) and the N-type thermoelectric elements (32N) are fixed to thecore substrate 30 by theresin 53. -
FIG. 1B illustrates one of the P-type thermoelectric elements (32P). - Each of the P-type thermoelectric elements (32P) respectively has electrodes (32P1, 32P2) at two ends thereof. The P-type thermoelectric elements (32P) are each formed of a P-
type semiconductor element 321 having a first surface (F1) and a second surface (S1) on an opposite side with respect to the first surface (F1), the first electrode (32P1) on the first surface (F1), and the second electrode (32P2) on the second surface (S1). The P-type semiconductor element 321 is sandwiched between the first electrode (32P1) and the second electrode (32P2). - The first electrode (32P1) faces the fifth surface (F) of the
core substrate 30, and the second electrode (32P2) faces the sixth surface (5) of thecore substrate 30. The P-type semiconductor element is preferably a P-type thermoelectric element. - The P-type thermoelectric elements (32P) are embedded in the
opening 31 such that the first electrodes (32P1) face the fifth surface (F). -
FIG. 1C illustrates one of the N-type thermoelectric elements (32N). - Each of the N-type thermoelectric elements (32N) has electrodes (32P3, 32P4) at two ends thereof. For example, the N-type thermoelectric elements (32N) are each formed of an N-
type semiconductor element 322 having a third surface (F2) and a fourth surface (S2) on an opposite side with respect to the third surface (F2), the third electrode (32P3) on the third surface (F2), and the fourth electrode (32P4) on the fourth surface (S2). The N-type semiconductor element 322 is sandwiched between the third electrode (32P3) and the fourth electrode (32P4). - The third electrode (32P3) faces the fifth surface (F) of the
core substrate 30, and the fourth electrode (32P4) faces the sixth surface (S) of thecore substrate 30. The N-type semiconductor element is preferably an N-type thermoelectric element. The N-type thermoelectric elements (32N) are embedded in theopening 31 such that the third electrodes (32P3) face the fifth surface (F). - The first build-up layer (55F) includes a first resin insulating layer (50F) formed on the fifth surface (F) of the
core substrate 30 and on the fifth conductor layer (34F), a first conductor layer (58F) formed on the first resin insulating layer (50F), a third resin insulating layer (outermost first resin insulating layer) (150F) formed on the first conductor layer (58F) and on the first resin insulating layer (50F), and a third conductor layer (158F) formed on the third resin insulating layer (150F). The first resin insulating layer (50F) covers theopening 31. Theresin 53 and the first resin insulating layer (50F) are integrally formed. Spaces between the P-type thermoelectric elements (32P) and a side wall of thecore substrate 30 exposed from theopening 31 are filled with a resin originating from the first resin insulating layer (50F). Spaces between the N-type thermoelectric elements (32N) and the side wall of thecore substrate 30 exposed from theopening 31 are filled with the resin originating from the first resin insulating layer (50F). Spaces between the P-type thermoelectric elements (32P) and the N-type thermoelectric elements (32N) are filled with the resin originating from the first resin insulating layer (50F). A component originating from the first resin insulating layer (50F) forms theresin 53. Theresin 53 can contain a resin and inorganic particles originating from the first resin insulating layer (50F). - The first conductor layer (58F) has a first conductor circuit (58FW) formed directly on the
opening 31, and an on-core-material first conductor circuit (58FC) formed directly on the core material (20 z). Adjacent P-type thermoelectric elements (32P) and N-type thermoelectric elements (32N) are connected to each other by the first conductor circuit (58FW). -
FIG. 6A is a plan view illustrating the first conductor circuit (58FW). The first conductor circuit (58FW) includes on-first-electrode first conductor circuits (58FW1) respectively covering the first electrodes (32P1), on-third-electrode first conductor circuits (58FW3) respectively covering the third electrodes (32P3), and first wirings (58FW) connecting the on-first-electrode first conductor circuits (58FW1) to the on-third-electrode first conductor circuits (58FW3). The on-first-electrode first conductor circuits (58FW1) are respectively positioned on the first electrodes (32P1), and a size of each of the on-first-electrode first conductor circuits (58FW1) is larger than a size of each of the first electrodes (32P1). The on-third-electrode first conductor circuits (58FW3) are respectively positioned on the third electrodes (32P3), and a size of each of the on-third-electrode first conductor circuits (58FW3) is larger than a size of each of the third electrodes (32P3). A width (58FWD) of each of the first wirings (58FW) is equal to a width (58FWD1) of each of the on-first-electrode first conductor circuits (58FW1). Or, the width (58FWD) of each of the first wirings (581W) is smaller than the width (58FWD1) of each of the on-first-electrode first conductor circuits (58FW1). The width (58FWD) of each of the first wirings (58FW) is equal to a width (58FWD3) of each of the on-third-electrode first conductor circuits (58FW3). Or, the width (58FWD) of each of the first wirings (581W) is smaller than the width (58FWD3) of each of the on-third-electrode first conductor circuits (58FW3). - Dotted lines in the on-first-electrode first conductor circuits (58FW1) respectively indicate outer peripheries of top parts of for-first-electrode first via conductors (60F1). The on-first-electrode first conductor circuits (58FW1) are connected to the first electrodes (32P1) by the multiple for-first-electrode first via conductors (60F1).
- Dotted lines in the on-third-electrode first conductor circuits (58FW3) respectively indicate outer peripheries of top parts of for-third-electrode first via conductors (60F3). The on-third-electrode first conductor circuits (58FW3) are connected to the third electrodes (32P3) by the multiple for-third-electrode first via conductors (60F3).
- One on-first-electrode first conductor circuit (58FW1) is formed on one first electrode (32P1). One on-third-electrode first conductor circuit (58FW3) is formed on one third electrode (32P3).
- The first build-up layer (55F) further has first via conductors (60F) penetrating the first resin insulating layer (50F) and third via conductors (160F) penetrating the third resin insulating layer (150F). The first via conductors (60F) include via conductors (for-fifth-conductor-layer first via conductors) (60F5) that connect the fifth conductor layer (34F) to the on-core-material first conductor circuit (58FC), the via conductors (the for-first-electrode first via conductors) (60F1) that connect the first electrodes (32P1) to the on-first-electrode first conductor circuits (58FW1), and the via conductors (the for-third-electrode first via conductors) (60F3) that connect the third electrodes (32P3) to the on-third-electrode first conductor circuits (58FW3). The number of the for-first-electrode first via conductors (60F1) that connect one of the first electrodes (32P1) to one of the on-first-electrode first conductor circuits (58FW1) is 2 or more. For example, the number of the for-first-electrode first via conductors (60F1) reaching one of the first electrodes (32P1) is 20 or more. A heat dissipation effect can be increased. Connection reliability can be increased even when the P-type thermoelectric elements (32P) and N-type thermoelectric elements (32N) expand or contract. The number of the for-third-electrode first via conductors (60F3) that connect one of the third electrodes (32P3) to one of the on-third-electrode first conductor circuits (58FW3) is 2 or more. For example, the number of the for-third-electrode first via conductors (60F3) reaching one of the third electrodes (32P3) is 20 or more. A heat dissipation effect can be increased. Connection reliability can be increased even when the
electronic components 32 expand or contract. - The first resin insulating layer (50F) has a bottom surface (BF) opposing the fifth surface (F) and a top surface (TF) on an opposite side with respect to the bottom surface (BF). As illustrated in
FIG. 6C , a thickness (TO of the first resin insulating layer (50F) is an insulation distance from the first conductor layer (58F) to the fifth conductor layer (34F), the first electrodes (32P1), and the third electrodes (32P3). Then, the for-fifth-conductor-layer first via conductors (60F5), the for-first-electrode first via conductors (60F1) and the for-third-electrode first via conductors (60F3) each have a top diameter (TDF) at a position of the top surface (TF). The top diameter (TDF) of each of the for-fifth-conductor-layer first via conductors (60F5), the top diameter (TDF) of each of the for-first-electrode first via conductors (60F1), and the top diameter (TDF) of each of the for-third-electrode first via conductors (60F3) are substantially equal to each other. The top diameter (TDF) is illustrated inFIG. 6C . The for-fifth-conductor-layer first via conductors (60F5), the for-first-electrode first via conductors (60F1) and the for-third-electrode first via conductors (60F3) each have a bottom diameter (BDF) at a bottom position (upper surfaces of the fifth conductor layer (34F), the first electrodes (32P1), and the third electrodes (32P3)). The bottom diameter (BDF) of each of the for-fifth-conductor-layer first via conductors (60F5), the bottom diameter (BDF) of each of the for-first-electrode first via conductors (60F1), and the bottom diameter (BDF) of each of the for-third-electrode first via conductors (60F3) are substantially equal to each other. A length of each of the for-fifth-conductor-layer first via conductors (60F5), the for-first-electrode first via conductors (60F1) and the for-third-electrode first via conductors (60F3) is substantially equal to the thickness (Tf) of the first resin insulating layer (50F). A shallow recess (58FR) (having a short distance from a flat upper surface to a bottom) is formed in the first conductor layer (58F) above each of the for-fifth-conductor-layer first via conductors (60F5), the for-first-electrode first via conductors (60F1) and the for-third-electrode first via conductors (60F3). - The second build-up layer (55S) includes a second resin insulating layer (50S) formed on the sixth surface (S) of the
core substrate 30 and on the sixth conductor layer (34S), a second conductor layer (58S) formed on the second resin insulating layer (50S), a fourth resin insulating layer (outermost second resin insulating layer) (150S) formed on the second conductor layer (58S) and on the second resin insulating layer (50S), and a fourth conductor layer (158S) formed on the fourth resin insulating layer (150S). - The second conductor layer (58S) has a second conductor circuit (58SW) formed directly on the
opening 31, and an on-core-material second conductor circuit (58SC) formed directly on the core material (20 z). - Adjacent P-type thermoelectric elements (32P) and N-type thermoelectric elements (32N) are connected to each other by the second conductor circuit (58SW).
-
FIG. 6B is a plan view illustrating the second conductor circuit (58SW). The second conductor circuit (58SW) includes on-second-electrode second conductor circuits (58SW2) respectively covering the second electrodes (32P2), on-fourth-electrode second conductor circuits (58SW4) respectively covering the fourth electrodes (32P4), and second wirings (58 sW) each connecting an on-second-electrode second conductor circuit (58SW2) to an on-fourth-electrode second conductor circuit (58SW4). The on-second-electrode second conductor circuits (58SW2) are respectively formed on the second electrode (32P2), and a size of each of the on-second-electrode second conductor circuits (58SW2) is larger than a size of each of the second electrodes (32P2). The on-fourth-electrode second conductor circuits (58SW4) are respectively formed on the fourth electrode (32P4), and a size of each of the on-fourth-electrode second conductor circuits (58SW4) is larger than a size of each of the fourth electrodes (32P4). A width (58 sWD) of each of the second wirings (58 sW) is equal to a width (58SWD2) of each of the on-second-electrode second conductor circuits (58SW2). Or, the width (58 sWD) of each of the second wirings (58 sW) is smaller than the width (58SWD2) of each of the on-second-electrode second conductor circuits (58SW2). The width (58 sWD) of each of the second wirings (58 sW) is equal to a width (58SWD4) of each of the on-fourth-electrode second conductor circuits (58SW4). Or, the width (58 sWD) of each of the second wirings (58 sW) is smaller than the width (58SWD4) of each of the on-fourth-electrode second conductor circuits (58SW4). - Dotted lines in the on-second-electrode second conductor circuits (58SW2) respectively indicate outer peripheries of top parts of for-second-electrode second via conductors (60S2). The on-second-electrode second conductor circuits (58SW2) are connected to the second electrodes (32P2) by the multiple for-second-electrode second via conductors (60S2).
- Dotted lines in the on-fourth-electrode second conductor circuit (58SW4) respectively indicate outer peripheries of top parts of for-fourth-electrode second via conductors (60S4). The on-fourth-electrode second conductor circuits (58SW4) are connected to the fourth electrodes (32P4) by the multiple for-fourth-electrode second via conductors (60S4).
- One on-second-electrode second conductor circuit (58SW2) is formed on one second electrode (32P2). One on-fourth-electrode second conductor circuit (58SW4) is formed on one fourth electrode (32P4).
- The second build-up layer (55S) further has second via conductors (60S) penetrating the second resin insulating layer (50S) and fourth via conductors (160S) penetrating the fourth resin insulating layer (150S). The second via conductors (60S) include via conductors (for-sixth-conductor-layer second via conductors) (60S6) that connect the sixth conductor layer (34S) to the on-core-material second conductor circuit (58SC), the via conductors (the for-second-electrode second via conductors) (60S2) that connect the second electrodes (32P2) to the on-second-electrode second conductor circuits (58SW2), and the via conductors (the for-fourth-electrode second via conductors) (60S4) that connect the fourth electrodes (32P4) to the on-fourth-electrode second conductor circuits (58SW4). The number of the for-second-electrode second via conductors (60S2) that connect one second electrode (32P2) to one on-second-electrode second conductor circuit (58SW2) is 2 or more. For example, the number of the for-second-electrode second via conductors (60S2) reaching one second electrode (32P2) is 20 or more. A heat dissipation effect can be increased. Connection reliability can be increased even when the
electronic components 32 expand or contract. The number of the for-fourth-electrode second via conductors (60S4) that connect one fourth electrode (32P4) to one on-fourth-electrode second conductor circuit (58SW4) is 2 or more. For example, the number of the for-fourth-electrode second via conductors (60S4) reaching one fourth electrode (32P4) is 20 or more. A heat dissipation effect can be increased. Connection reliability can be increased even when theelectronic components 32 expand or contract. - The second resin insulating layer (50S) has a bottom surface (BS) opposing the sixth surface (S) and a top surface (TS) on an opposite side with respect to the bottom surface (BS). As illustrated in
FIG. 6D , a thickness (Ts) of the second resin insulating layer (50S) is an insulation distance from the second conductor layer (58S) to the sixth conductor layer (34S), the second electrodes (32P2), and the fourth electrodes (32P4). Then, the for-sixth-conductor-layer second via conductors (60S6), the for-second-electrode second via conductors (60S2) and the for-fourth-electrode second via conductors (60S4) each have a top diameter (TDS) at a position of the top surface (TS). The top diameter (TDS) of each of the for-sixth-conductor-layer second via conductors (60S6), the top diameter (TDS) of each of the for-second-electrode second via conductors (60S2) and the top diameter (TDS) of each of the for-fourth-electrode second via conductors (60S4) are substantially equal to each other. The top diameter (TDS) is illustrated inFIG. 6D . The for-sixth-conductor-layer second via conductors (60S6), the for-second-electrode second via conductors (60S2) and the for-fourth-electrode second via conductors (60S4) each have a bottom diameter (BDS) at a bottom position (the sixth conductor layer (34S), the second electrodes (32P2), and the fourth electrodes (32P4)). The bottom diameter (BDS) of each of the for-sixth-conductor-layer second via conductors (60S6), the bottom diameter (BDS) of each of the for-second-electrode second via conductors (60S2), and the bottom diameter (BDS) of each of the for-fourth-electrode second via conductors (60S4) are substantially equal to each other. A length of each of the for-sixth-conductor-layer second via conductors (60S6), the for-second-electrode second via conductors (60S2), and the for-fourth-electrode second via conductors (60S4) is substantially equal to the thickness (Ts) of the second resin insulating layer (50S). A recess (585R) deeper (having a longer distance from a flat upper surface to a bottom) than the recess (58FR) on the first conductor layer (58F) illustrated inFIG. 6C is formed in the second conductor layer (58S) above each of the for-sixth-conductor-layer second via conductors (60S6), the for-second-electrode second via conductors (60S2) and the for-fourth-electrode second via conductors (60S4). - The thickness (Tf) of the first resin insulating layer (50F) illustrated in
FIG. 6C is smaller than the thickness (Ts) of the second resin insulating layer (50S) illustrated inFIG. 6D . The length (Tf) of each of the for-fifth-conductor-layer first via conductors (60F5), the for-first-electrode first via conductors (60F1) and the for-third-electrode first via conductors (60F3) is shorter than the length (Ts) of each of the for-sixth-conductor-layer second via conductors (60S6), the for-second-electrode second via conductors (60S2) and the for-fourth-electrode second via conductors (60S4). The top diameter (TDF) of each of the for-fifth-conductor-layer first via conductors (60F5), the for-first-electrode first via conductors (60F1) and the for-third-electrode first via conductors (60F3) is substantially equal to the top diameter (TDS) of each of the for-sixth-conductor-layer second via conductors (60S6), the for-second-electrode second via conductors (60S2) and the for-fourth-electrode second via conductors (60S4). The bottom diameter (BDF) of each of the for-fifth-conductor-layer first via conductors (60F5), the for-first-electrode first via conductors (60F1) and the for-third-electrode first via conductors (60F3) is larger than the bottom diameter (BDS) of each of the for-sixth-conductor-layer second via conductors (60S6), the for-second-electrode second via conductors (60S2) and the for-fourth-electrode second via conductors (60S4). Therefore, each of the for-fifth-conductor-layer first via conductors (60F5), the for-first-electrode first via conductors (60F1) and the for-third-electrode first via conductors (60F3) has a larger bonding area and thus a larger bonding force at the bottom than that of each of the for-sixth-conductor-layer second via conductors (60S6), the for-second-electrode second via conductors (60S2) and the for-fourth-electrode second via conductors (60S4). - By making the thickness (Tf) of the first resin insulating layer (50F) on the first build-up layer (55F) side, where an integrated circuit (heat-absorbing element) such as an ASIC having a size larger than that of a light emitting element (heat-dissipating element) such as an LED or a semiconductor laser is mounted and where a larger stress is applied, smaller than the thickness (Ts) of the second resin insulating layer (50S), the length (TO of each of the for-fifth-conductor-layer first via conductors (60F5), the for-first-electrode first via conductors (60F1), and the for-third-electrode first via conductors (60F3) provided in the first resin insulating layer (50F) is shortened, resistance against a large stress is increased, and reliability of the via conductors is increased. Further, by forming the deep recess (58FR) (having a long distance from a flat upper surface to a bottom) in the second conductor layer (58S) above each of the for-sixth-conductor-layer second via conductors (60S6), the for-second-electrode second via conductors (60S2) and the for-fourth-electrode second via conductors (60S4), a contact area between the second conductor layer (58S) and the second resin insulating layer (50S) is increased, and heat transfer performance is improved.
- A second solder resist layer (70S) having openings (71S) can be formed on the fourth conductor layer (158S) and the fourth resin insulating layer (150S). The fourth conductor layer (158S) exposed from the openings (71S) forms second pads (73S). An example of an electronic component to be mounted on the second pads (73S) is a light-emitting element such as an LED or a semiconductor laser, and is a heat-generating element that has a small size and generates a large amount of heat when in operation.
- A first solder resist layer (70F) having openings (71F) can be formed on the third resin insulating layer (150F) and the third conductor layer (158F). The third conductor layer (158F) exposed from the openings (71F) forms first pads (73F) for mounting an electronic component. An example of an electronic component to be mounted on the first pads (73F) is an integrated circuit having a large size such as an ASIC, which has a large heat capacity and forms a heat-absorbing element that absorbs heat from a heat-generating element mounted on the second pads (73S).
- The first resin insulating layer (50F) and the second resin insulating layer (50S) are each formed of a low thermal conductivity material (0.35 W/ink) that does not have a core material. For example, an ABF (Ajinomoto Build-up Film: manufactured by Ajinomoto Fine Techno Co., Ltd.) can be used. The first resin insulating layer (50F) and the second resin insulating layer (50S) are each formed of a resin that does not contain inorganic fibers but contains ultra-small inorganic filler particles. Specifically, the first resin insulating layer (50F) and the second resin insulating layer (50S) each include an epoxy-based resin, a polymer-based resin, and a curing agent. The inorganic filler particles have a size (average filler particle size) of 0.05-10 μm, and a maximum size of 10 μm. An amount of the inorganic filler is 35-75 w %. The
resin 53 originating from the first resin insulating layer (50F) filled in theopening 31 has the same physical properties as the first resin insulating layer (50F). The thermal conductivity of the core material (20 z) is about the same as that of the first resin insulating layer (50F) and the second resin insulating layer (50S). - The third resin insulating layer (outermost first resin insulating layer) (150F) on the first resin insulating layer (50F) and the fourth resin insulating layer (outermost second resin insulating layer) (150S) on the second resin insulating layer (50S) are each formed of a high thermal conductivity material (0.5 W/mk) that has a core material. For example, a copper-clad laminated plate obtained by laminating a copper foil on a GHPL830NS prepreg (manufactured by Mitsubishi Gas Chemical Inc) can be used.
- The first resin insulating layer (50F), the second resin insulating layer (50S), and the
resin 53, which have a low thermal conductivity, are formed around the P-type thermoelectric elements (32P) and the N-type thermoelectric elements (32N), and a heat-insulation structure is formed. Therefore, heat can be efficiently dissipated via the for-first-electrode first via conductors (60F1), the for-third-electrode first via conductors (60F3), the for-second-electrode second via conductors (60S2), and the for-fourth-electrode second via conductors (60S4). Since the third resin insulating layer (outermost first resin insulating layer) (150F) and the fourth resin insulating layer (outermost second resin insulating layer) (150S) have a high thermal conductivity, heat from a heat-generating element such as an LED surface-mounted on the fourth resin insulating layer (outermost second resin insulating layer) (150S) can be efficiently transmitted to a heat-absorbing element having a large size such as an ASIC surface-mounted on the third resin insulating layer (outermost first resin insulating layer) (150F). The third resin insulating layer (outermost first resin insulating layer) (150F) and the fourth resin insulating layer (outermost second resin insulating layer) (150S) desirably have a thermal conductivity of 1.2 or more times that of the first resin insulating layer (50F) and the second resin insulating layer (50S). - In particular, in the printed wiring board of the first embodiment, via conductors penetrating the third resin insulating layer (outermost first resin insulating layer) (150F) are not provided on the for-first-electrode first via conductors (60F1) connecting the on-first-electrode first conductor circuits (58FW1) to the first electrodes (32P1) and on the for-third-electrode first via conductors (60F3) connecting the on-third-electrode first conductor circuits (58FW3) to the third electrodes (32P3). Further, via conductors penetrating the fourth resin insulating layer (outermost second resin insulating layer) (150S) are not provided on the for-second-electrode second via conductors (60S2) connecting the on-second-electrode second conductor circuit (58SW2) to the second electrodes (32P2) and on the for-fourth-electrode second via conductors (6054) connecting the on-fourth-electrode second conductor circuit (585W4) to the fourth electrodes (32P4). Since the via conductors are not provided, insulation reliability is high. Heat from the P-type thermoelectric elements (32P) and the N-type thermoelectric elements (32N) is transmitted via the for-first-electrode first via conductors (60F1), the for-third-electrode first via conductors (60F3), the for-second-electrode second via conductors (60S2), and the for-fourth-electrode second via conductors (60S4), and is not transmitted via the first resin insulating layer (50F) and the second resin insulating layer (50S) which have a low thermal conductivity and form a heat-insulation structure, and heat from the above-described heat-generating element can be efficiently released to the heat-absorbing element via the third resin insulating layer (outermost first resin insulating layer) (150F) and the fourth resin insulating layer (outermost second resin insulating layer) (150S) which have a high thermal conductivity.
- Further, in the printed wiring board of the first embodiment, since the third resin insulating layer (outermost first resin insulating layer) (150F) and the fourth resin insulating layer (outermost second resin insulating layer) (150S) each have a core material and are high in rigidity, even when the first resin insulating layer (50F) and the second resin insulating layer (50S) which do not each have a core material and are low in rigidity are formed on an inner-layer side, reliability is unlikely to decrease.
- A method for connection between the P-type thermoelectric elements (32P), the N-type thermoelectric elements (32N), the first conductor circuit (58FW), the for-first-electrode first via conductors (60F1), the for-third-electrode first via conductors (60F3), the second conductor circuit (58SW), the for-second-electrode second via conductors (60S2) and the for-fourth-electrode second via conductors (60S4) is schematically illustrated in
FIGS. 1D, 6A, and 6B .FIG. 1D is a cross-sectional view. As illustrated in these drawings, the P-type thermoelectric elements (32P) and the N-type thermoelectric elements (32N) are connected in series via the first conductor circuit (58FW), the for-first-electrode first via conductors (60F1), the for-third-electrode first via conductors (60F3), the second conductor circuit (58SW), the for-second-electrode second via conductors (60S2) and the for-fourth-electrode second via conductors (60S4). The P-type thermoelectric elements (32P) and the N-type thermoelectric elements (32N) are alternately connected. The P-type thermoelectric elements (32P) and the N-type thermoelectric elements (32N) are alternately positioned and connected in series. Connections between the P-type thermoelectric elements (32P) and the N-type thermoelectric elements (32N) via the first conductor circuit (58FW) and connections between the P-type thermoelectric elements (32P) and the N-type thermoelectric elements (32N) via the second conductor circuit (58SW) are alternately repeated. - As illustrated in
FIG. 1A , the second pads (73S) include second pads (plus pads) (73SP) having a plus electric potential and second pads (minus pads) (73SN) having a minus electric potential. And, the multiple P-type thermoelectric elements (32P) and the multiple N-type thermoelectric elements (32N) are positioned between the plus pads (73SP) and the minus pads (73SN). Wirings (for-built-in-component wirings) from the plus pads (73SP) to the minus pads (73SN) via the P-type thermoelectric elements (32P) and the N-type thermoelectric elements (32N) are independent of each other in the printedwiring board 10. The for-built-in-component wirings include the first conductor circuit (58FW), the for-first-electrode first via conductors (60F1), the for-third-electrode first via conductors (60F3), the second conductor circuit (58SW), the for-second-electrode second via conductors (60S2), and the for-fourth-electrode second via conductors (60S4). The for-built-in-component wirings are not connected to conductor circuits in the printed wiring board other than the for-built-in-component wirings. Data transmitted in the printedwiring board 10 is unlikely to deteriorate. Through-hole conductors (36S) surrounding theopening 31 are included in the for-built-in-component wirings. For example, the number of the through-hole conductors (36S) included in the for-built-in-component wirings is 2. A first conductor circuit (58FWLU) at upper left ofFIG. 6A extends from a position above theopening 31 to a position above the core material (20 z) and connects to a through-hole conductor (36S). A first conductor circuit (58FWLL) at lower left ofFIG. 6A extends from a position above theopening 31 to a position above the core material (20 z) and connects to a through-hole conductor (36S). - Second pads having an electric potential lower than that of the plus pads are included in the minus pads.
- The P-type thermoelectric elements (32P) and the N-type thermoelectric elements (32N) are connected to the second conductor circuit (58SW) via the second via conductors (60S). Therefore, even when the P-type thermoelectric elements (32P) and the N-type thermoelectric elements (32N) are embedded in the core substrate, heat can be transmitted to the P-type thermoelectric elements (32P) and the N-type thermoelectric elements (32N) via the second conductor circuit (58SW). Heat can be efficiently transmitted to the P-type thermoelectric elements (32P) and the N-type thermoelectric elements (32N). Temperature rise of a light-emitting element (heat-dissipating element) such as an LED or a semiconductor laser mounted on the printed wiring board can be suppressed. For example, heat is generated from a light emitting-element (heat-dissipating element) such as an LED or a semiconductor laser mounted on the first pads (73F). In a cross-sectional direction, the
core substrate 30 is positioned substantially at a center of the printed wiring board. The cross-sectional direction is perpendicular to the fifth surface (F). - The P-type thermoelectric elements (32P) and the N-type thermoelectric elements (32N) are connected to the first conductor circuit (58FW) via the first via conductors (60F). Therefore, even when the P-type thermoelectric elements (32P) and the N-type thermoelectric elements (32N) are embedded in the core substrate, heat can be transmitted to outside via the first conductor circuit (58FW). Heat can be efficiently transmitted to the outside. For example, heat can be transmitted to an integrated circuit having a large size such as an ASIC, or to a motherboard. Temperature rise of a heat-dissipating element mounted on the printed wiring board can be suppressed.
- The core material (20 z) is formed of a resin such as an epoxy resin and a reinforcing material such as a glass cloth. The core material (20 z) may further contain inorganic particles such as silica particles. The first resin insulating layer (50F), the second resin insulating layer (50S), the third resin insulating layer (150F), and the fourth resin insulating layer (150S) are each formed of a resin such as an epoxy resin and inorganic particles such as silica particles. The third resin insulating layer (outermost first resin insulating layer) (150F) and the fourth resin insulating layer (outermost second resin insulating layer) (150S) may each further contain a reinforcing material such as a glass cloth.
- In the printed
wiring board 10 of the first embodiment, heat from an electronic component mounted on the second pads (73S) can be transmitted to an integrated circuit having a large size via the first pads (73F) by applying an electric current to the P-type thermoelectric elements (32P) and the N-type thermoelectric elements (32N). -
FIG. 2B illustrates positioning of the P-type thermoelectric elements (32P) and the N-type thermoelectric elements (32N) accommodated in theopening 31 of thecore substrate 30. The P-type thermoelectric elements (32P) and the N-type thermoelectric elements (32N) are alternately positioned. Each of the N-type thermoelectric elements (32N) is positioned adjacent to one of the P-type thermoelectric elements (32P). As illustrated inFIG. 2B , on the drawing, an electronic component positioned above a P-type thermoelectric element (32P) is an N-type thermoelectric element (32N), an electronic component positioned below a P-type thermoelectric element (32P) is an N-type thermoelectric element (32N), an electronic component positioned on a right side of a P-type thermoelectric element (32P) is an N-type thermoelectric element (32N), and an electronic component positioned on a left side of a P-type thermoelectric element (32P) is an N-type thermoelectric element (32N). An electronic component positioned above an N-type thermoelectric element (32N) is a P-type thermoelectric element (32P), an electronic component positioned below an N-type thermoelectric element (32N) is a P-type thermoelectric element (32P), an electronic component positioned on a right side of an N-type thermoelectric element (32N) is a P-type thermoelectric element (32P), and an electronic component positioned on a left side of an N-type thermoelectric element (32N) is a P-type thermoelectric element (32P). - The number of the P-type thermoelectric elements (32P) and the number of the N-type thermoelectric elements (32N) accommodated in the one
opening 31 are equal to each other. - Multiple kinds of electronic components are embedded in the one
opening 31. Examples of the electronic components are the P-type thermoelectric elements (32P) and the N-type thermoelectric elements (32N). Further, the number of the electronic components of each kind is 2 or more. Thecore substrate 30 is not present between adjacent electronic components. The core material (20 z) is not present between adjacent electronic components. Therefore, a size of theopening 31 for accommodating the electronic components can be reduced. A size of the printedwiring board 10 can be reduced. The number of the P-type thermoelectric elements (32P) is 10 or more, and the number of the N-type thermoelectric elements (32N) is 10 or more. - For example, the P-type thermoelectric elements (32P) and the N-type thermoelectric elements (32N) each have a cubical shape. An example of a length of each side is 1 mm.
- As illustrated in
FIG. 2B , spaces (se) exist between adjacent P-type thermoelectric elements (32P) and N-type thermoelectric elements (32N). The spaces (se) each have a width (seD) of 10 μm or more and 50 μm or less. Due to the existence of the spaces (se), interference between the P-type thermoelectric elements (32P) and the N-type thermoelectric elements (32N) can be suppressed. - As illustrated in
FIG. 2B , spaces (sw) exist between thecore substrate 30 and the P-type thermoelectric elements (32P). Spaces (sw) exist between thecore substrate 30 and the N-type thermoelectric elements (32N). The spaces (sw) each have a width (swD) of 15 μm or more and 50 μm or less. Due to the existence of the spaces (sw), interference between the P-type thermoelectric elements (32P) and the fifth conductor layer (34F) can be suppressed. Interference between the N-type thermoelectric elements (32N) and the fifth conductor layer (34F) can be suppressed. Interference between the P-type thermoelectric elements (32P) and the sixth conductor layer (34S) can be suppressed. Interference between the N-type thermoelectric elements (32N) and the sixth conductor layer (34S) can be suppressed. - According to the printed
wiring board 10 of the first embodiment, the multiple electronic components (the P-type thermoelectric elements (32P) and the N-type thermoelectric elements (32N)) 32 are accommodated in the oneopening 31. Even when a large number of electronic components are embedded in the printedwiring board 10, the size of the printedwiring board 10 can be reduced. Even when the multiple electronic components are embedded in the printed wiring board, the printedwiring board 10 having a small size and a high cooling effect can be provided. - The spaces (se) and the spaces (sw) are filled with the
resin 53 originating from the first resin insulating layer (50F). Therefore, theresin 53 formed in theopening 31 and the first resin insulating layer (50F) are integrally formed. An interface between theresin 53 and the first resin insulating layer (50F) is not formed. Therefore, even when theelectronic components 32 in theopening 31 are subjected to repeated thermal expansion and thermal contraction, peeling does not occur between theresin 53 and the first resin insulating layer (50F). A highly reliable printedwiring board 10 can be provided. Since the sizes (seD, swD) of the spaces (se) and the spaces (sw) are in appropriate ranges, theresin 53 originating from the first resin insulating layer (50F) can enter into the spaces (se, sw). The spaces (se, sw) can be filled with theresin 53 originating from the first resin insulating layer (50F). - The first wirings (58FW) connect to each other only electronic components of different kinds. The second wirings (58 sW) connect to each other only electronic components of different kinds. Interference between electronic components of the same kind can be suppressed. For example, each of the electronic components can exert its maximum capacity. A heat dissipation effect can be increased.
-
FIGS. 3A-5B illustrate a method for manufacturing the printed wiring board of the first embodiment. - A double-sided copper-clad
laminated plate 20 is prepared (FIG. 3A ). The double-sided copper-cladlaminated plate 20 is formed of the core material (20 z) having the fifth surface (F) and the sixth surface (S) on an opposite side with respect to the fifth surface (F) and acopper foil 22 laminated on both sides of the core material (20 z). - Through holes for through-hole conductors are formed in the double-sided copper-clad
laminated plate 20. The through-hole conductors 36 are formed in the through holes for through-hole conductors. After that, using a subtractive method, the fifth conductor layer (34F) is formed on the fifth surface (F) of the core material (20 z). The sixth conductor layer (34S) is formed on the sixth surface (S) of the core material (20 z). The fifth conductor layer (34F) and the sixth conductor layer (34S) are connected to each other by the through-hole conductors 36. A circuit substrate is completed. The fifth conductor layer (34F) has an alignment mark (TM). Using the alignment mark (TM) as a reference, theopening 31 penetrating the circuit substrate is formed at a center part of the circuit substrate. Thecore substrate 30 having the fifth surface (F) and the sixth surface (S) on an opposite side with respect to the fifth surface (F) is completed (FIG. 3B ). Thecore substrate 30 has the fifth conductor layer (34F), the sixth conductor layer (34S), the through-hole conductors 36, and theopening 31. The fifth surface (F) of thecore substrate 30 and the fifth surface (F) of the core material (20 z) are the same surface, and the sixth surface (S) of thecore substrate 30 and the sixth surface (S) of the core material (20 z) are the same surface. - A
tape 18 is pasted on the sixth surface (S) of thecore substrate 30, and theopening 31 is closed (FIG. 3C ). Using the alignment mark (TM) as a reference, first, the P-type thermoelectric elements (32P) are mounted one by one on the tape exposed from theopening 31. In this case, as illustrated inFIG. 2A , the P-type thermoelectric elements (32P) are mounted on thetape 18 such that the P-type thermoelectric elements (32P) are respectively adjacent to spaces (SP) for mounting the N-type thermoelectric elements (32N) (FIG. 3D ). The P-type thermoelectric elements (32P) are positioned in rows and columns, and the P-type thermoelectric elements (32P) and the spaces (SP) are alternately positioned. The mounting of the P-type thermoelectric elements (32P) is completed. All the P-type thermoelectric elements (32P) accommodated in the oneopening 31 are amounted on thetape 18. After that, using the alignment mark (TM) as a reference, the N-type thermoelectric elements are mounted one by one on the tape exposed from theopening 31 and the P-type thermoelectric elements (32P). In this case, as illustrated inFIG. 2B , the N-type thermoelectric elements (32N) are placed in the spaces (SP). The P-type thermoelectric elements (32P) and the N-type thermoelectric elements (32N) are adjacent to each other. The N-type thermoelectric elements (32N) are positioned in rows and columns, and the P-type thermoelectric elements (32P) and the N-type thermoelectric elements (32N) are alternately positioned (FIG. 4A ). As illustrated inFIG. 2C , the P-type thermoelectric elements (32P) and the N-type thermoelectric elements (32N) are positioned at intersection points of the rows and the columns. The number of the rows and the number of the columns are the same. The number of the rows is 4 or more, and the number of the columns is 4 or more. In the method for manufacturing the printed wiring board of the first embodiment, first, all the P-type thermoelectric elements (32P) are accommodated in theopening 31. After that, all the N-type thermoelectric elements (32N) are accommodated in theopening 31. Therefore, the two kinds of electronic components (32P, 32N) can be accommodated at correct positions. The formation of theopening 31 and the mounting of the electronic components (32P, 32N) are performed using the same alignment mark (TM) as a reference. Therefore, positional accuracy between theopening 31 and the electronic components (32P, 32N) can be increased. Positional accuracy between the P-type thermoelectric elements (32P) and the N-type thermoelectric elements (32N) can be increased. The width (seD) of each of the spaces (se) can be kept in a predetermined range (10 μm or more and 50 μm or less). The width (swD) of each of the spaces (sw) can be kept in a predetermined range (15 μm or more and 50 μm or less). - The P-type thermoelectric elements (32P) and the N-type thermoelectric elements (32N) can be mounted in any order.
- When the electronic components (32P, 32N) are mounted on the
tape 18, an uncured film for resin insulating layer formation is laminated on the fifth surface (F) of thecore substrate 30. In this case, the film for resin insulating layer formation covers theopening 31. After that, by hot pressing, the film for resin insulating layer formation is softened. The spaces (se) and the spaces (sw) are filled with a resin containing inorganic particles originating from a film for forming a resin insulating layer (FIG. 4B ). The film for forming the resin insulating layer, the resin filling the spaces (se) and the resin filling the spaces (sw) are cured. The first resin insulating layer (50F) is formed on thecore substrate 30 and theopening 31. Theresin 53 filled in the spaces (se) and the spaces (sw) is formed. The first resin insulating layer (50F) and theresin 53 are integrally formed. - The first resin insulating layer (50F) has a bottom surface (BF) opposing the fifth surface (F) and a top surface (TF) on an opposite side with respect to the bottom surface (BF).
- The
tape 18 is removed from thecore substrate 30. The second resin insulating layer (50S) is formed on the sixth surface (S) of thecore substrate 30 and the opening 31 (FIG. 4C ). - The second resin insulating layer (50S) has a bottom surface (BS) opposing the sixth surface (S) and a top surface (TS) on an opposite side with respect to the bottom surface (BS).
- The first conductor layer (58F) is formed on the first resin insulating layer (50F). At the same time, the first via conductors (60F) penetrating the first resin insulating layer (50F) are formed. The first conductor layer (58F) and the first via conductors (60F) are formed using a semi-additive method. Openings for the first via conductors penetrating the first resin insulating layer (50F) are formed. Then, by filling the openings, the first via conductors (60F) are formed. The openings for the first via conductors each have the top diameter (TDF) at the position of the top surface (TF) of the first resin insulating layer (50F).
- The first conductor layer (58F) includes the on-first-electrode first conductor circuits (58FW1) each of which is formed on one P-type thermoelectric element (32P), and the on-third-electrode first conductor circuits (58FW3) each of which is formed on one N-type thermoelectric element (32N). The multiple on-first-electrode first conductor circuits (58FW1) and the multiple on-third-electrode first conductor circuits (58FW3) are formed. A first electronic component (32P) and a second electronic component (32N), which are adjacent to each other, are connected to each other by one first wiring (58FW). One first electronic component (32P) and one second electronic component (32N) are connected to each other by one first wiring (58FW).
- The first via conductors (60F) include the for-fifth-conductor-layer first via conductors (60F5) that connect the first conductor layer (58F) to the fifth conductor layer (34F), the for-first-electrode first via conductors (60F1) that connect the first electrodes (32P1) to the first conductor circuit (58FW), and the for-third-electrode first via conductors (60F3) that connect the third electrodes (32P3) to the first conductor circuit (58FW). The for-fifth-conductor-layer first via conductors (60F5) each have the top diameter (TDF) at the position of the top surface (TF). The for-first-electrode first via conductors (60F1) each have the top diameter (TDF) at the position of the top surface (TF). The for-third-electrode first via conductors (60F3) each have the top diameter (TDF) at the position of the top surface (TF). The top diameter (TDF) of each of the for-fifth-conductor-layer first via conductors (60F5), the top diameter (TDF) of each of the for-first-electrode first via conductors (60F1), and the top diameter (TDF) of each of the for-third-electrode first via conductors (60F3) are substantially equal to each other. The for-first-electrode first via conductors (60F1) and the for-third-electrode first via conductors (60F3) are formed using the alignment mark (TM) as a reference.
- One first electrode (32P1) is connected to the first conductor circuit (58FW) by multiple for-first-electrode first via conductors (60F1). For example, the number of the for-first-electrode first via conductors (60F1) connecting one first electrode (32P1) to the first conductor circuit (58FW) is 30 or more and 40 or less.
- One third electrode (32P3) is connected to the first conductor circuit (58FW) by multiple for-third-electrode first via conductors (60F3). For example, the number of the for-third-electrode first via conductors (60F3) connecting one third electrode (32P3)) to the first conductor circuit (58FW) is 30 or more and 40 or less.
- The second conductor layer (58S) is formed on the second resin insulating layer (50S). At the same time, the second via conductors (60S) penetrating the second resin insulating layer (50S) are formed. The second conductor layer (58S) and the second via conductors (60S) are formed using a semi-additive method. Openings for the second via conductors penetrating the second resin insulating layer (50S) are formed. Then, by filling the openings, the second via conductors (60S) are formed. The openings for the second via conductors each have the top diameter (TDS) at the position of the top surface (TS) of the second resin insulating layer (50S).
- The second conductor layer (58S) includes the on-second-electrode second conductor circuits (58SW2) each of which is formed on one first electronic component (32P), and the on-fourth-electrode second conductor circuits (58SW4) each of which is formed on one second electronic component (32N). The multiple on-second-electrode second conductor circuits (585W2) and the multiple on-fourth-electrode second conductor circuits (585W4) are formed. A first electronic component (32P) and a second electronic component (32N), which are adjacent to each other, are connected to each other by one second wiring (58 sW). One first electronic component (32P) and one second electronic component (32N) are connected to each other by one second wiring (58 sW).
- The second via conductors (60S) include the for-sixth-conductor-layer second via conductors (60S6) that connect the second conductor layer (58S) to the sixth conductor layer (34S), the for-second-electrode second via conductors (60S2) that connect the second electrodes (32P2) to the second conductor circuit (58SW), and the for-fourth-electrode second via conductors (60S4) that connect the fourth electrodes (32P4) to the second conductor circuit (58SW). The for-sixth-conductor-layer second via conductors (60S6) each have the top diameter (TDS) at the position of the top surface (TS). The for-second-electrode second via conductors (60S2) each have the top diameter (TDS) at the position of the top surface (TS). The for-fourth-electrode second via conductors (60S4) each have the top diameter (TDS) at the position of the top surface (TS). The top diameter (TDS) of each of the for-sixth-conductor-layer second via conductors (60S6), the top diameter (TDS) of each of the for-second-electrode second via conductors (60S2) and the top diameter (TDS) of each of the for-fourth-electrode second via conductors (60S4) are substantially equal to each other.
- One second electrode (32P2) is connected to the second conductor circuit (58SW) by multiple for-second-electrode second via conductors (60S2). For example, the number of the for-second-electrode second via conductors (60S2) connecting one second electrode (32P2) to the second conductor circuit (58SW) is 30 or more and 40 or less.
- One fourth electrode (32P4) is connected to the second conductor circuit (58SW) by multiple for-fourth-electrode second via conductors (60S4). For example, the number of the for-fourth-electrode second via conductors (60S4) connecting one fourth electrode (32P4) to the second conductor circuit (58SW) is 30 or more and 40 or less (
FIG. 5A ). - The third resin insulating layer (150F) is formed on the first conductor layer (58F) and the first resin insulating layer (50F). The third conductor layer (158F) is formed on the third resin insulating layer (150F) using a semi-additive method. At the same time, the third via conductors (160F) penetrating the third resin insulating layer (150F) and connecting the first conductor layer (58F) and the third conductor layer (158F) to each other are formed (
FIG. 5B ). For example, there is no third via conductor (160F) that connects the third conductor layer (158F) and the first conductor circuit (58FW) to each other. - The fourth resin insulating layer (150S) is formed on the second conductor layer (58S) and the second resin insulating layer (50S). The fourth conductor layer (158S) is formed on the fourth resin insulating layer (150S) using a semi-additive method. At the same time, the fourth via conductors (160S) penetrating the fourth resin insulating layer (150S) and connecting the second conductor layer (58S) and the fourth conductor layer (158S) to each other are formed (
FIG. 5B ). For example, there is no fourth via conductors (160S) that connects the fourth conductor layer (158S) and the second conductor circuit (58SW) to each other. - The first solder resist layer (70F) having the first openings (71F) are formed on the third conductor layer (158F) and the third resin insulating layer (150F). The second solder resist layer (70S) having second openings (71S) are formed on the fourth conductor layer (158S) and the fourth resin insulating layer (150S). The printed
wiring board 10 is completed (FIG. 1A ). The third conductor layer (158F) exposed from the first openings (71F) functions as the pads for mounting an electronic component. The fourth conductor layer (158S) exposed from the second openings (71S) functions as the pads for connecting to a light-emitting element such as an LED or a semiconductor laser. - According to an embodiment, temperature of an electronic component mounted on the printed wiring board can be controlled within a predetermined range.
- In Japanese Patent Application Laid-Open Publication No. 2012-39050, through holes are formed in the metal substrate. And, in Japanese Patent Application Laid-Open Publication No. 2012-39050, one semiconductor element is accommodated in each of the through holes. Therefore, according to Japanese Patent Application Laid-Open Publication No. 2012-39050, it is expected that, when the number of the semiconductor elements embedded in the metal substrate increases, the substrate becomes large.
- A printed wiring board according to an embodiment of the present invention includes: a core substrate having a core material that has a fifth surface and a sixth surface on an opposite side with respect to the fifth surface, and an opening that penetrates the core material and is for accommodating multiple P-type thermoelectric elements and multiple N-type thermoelectric elements; the multiple P-type thermoelectric elements accommodated in the opening; the multiple N-type thermoelectric elements accommodated in the opening; a first build-up layer that includes a first resin insulating layer formed on the fifth surface and on the opening and is on a side where a heat-absorbing element is mounted; and a second build-up layer that includes a second resin insulating layer formed on the sixth surface and on the opening and is on a side where a heat-generating element is mounted. A thickness of the second resin insulating layer is a larger than a thickness of the first resin insulating layer.
- According to an embodiment of the present invention, the multiple P-type thermoelectric elements and the multiple N-type thermoelectric elements are accommodated in the one opening formed in the core substrate. Therefore, the opening can be reduced in size, and the printed wiring board can be reduced in size. By reducing the thickness of the first resin insulating layer on the first build-up layer side where a heat-absorbing element having a size larger than that of a heat-generating element is mounted and where a larger stress is applied, a length of each of the via conductors provided in the first resin insulating layer is shortened, resistance against a large stress is increased, and reliability of the via conductors is increased.
- Obviously, numerous modifications and variations of the present invention are possible in light of the above teachings. It is therefore to be understood that within the scope of the appended claims, the invention may be practiced otherwise than as specifically described herein.
Claims (20)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JPJP2019-136989 | 2019-07-25 | ||
JP2019-136989 | 2019-07-25 | ||
JP2019136989A JP2021022615A (en) | 2019-07-25 | 2019-07-25 | Printed wiring board |
Publications (2)
Publication Number | Publication Date |
---|---|
US20210028340A1 true US20210028340A1 (en) | 2021-01-28 |
US11588089B2 US11588089B2 (en) | 2023-02-21 |
Family
ID=74189143
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/937,715 Active 2040-09-26 US11588089B2 (en) | 2019-07-25 | 2020-07-24 | Printed wiring board having thermoelectric emlement accommodatred therein |
Country Status (2)
Country | Link |
---|---|
US (1) | US11588089B2 (en) |
JP (1) | JP2021022615A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11439008B2 (en) * | 2020-08-13 | 2022-09-06 | Qualcomm Incorporated | Package with substrate comprising variable thickness solder resist layer |
EP4155699A1 (en) * | 2021-09-24 | 2023-03-29 | Apple Inc. | System and method for temperature sensing using thermopile integrated with rigid printed circuit board |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4488684B2 (en) * | 2002-08-09 | 2010-06-23 | イビデン株式会社 | Multilayer printed wiring board |
US8188375B2 (en) * | 2005-11-29 | 2012-05-29 | Tok Corporation | Multilayer circuit board and method for manufacturing the same |
KR101056156B1 (en) * | 2009-11-24 | 2011-08-11 | 삼성전기주식회사 | Printed circuit board insulator and electronic device embedded printed circuit board manufacturing method using same |
US8610001B2 (en) * | 2010-05-21 | 2013-12-17 | Ibiden Co., Ltd. | Printed wiring board and method for manufacturing printed wiring board |
JP2012039050A (en) | 2010-08-03 | 2012-02-23 | Takao Saito | Led light source, structure of metal substrate incorporating peltier element for lighting and manufacturing method |
KR20120028687A (en) * | 2010-09-15 | 2012-03-23 | 삼성전기주식회사 | Asymmetry thermoelectric module and manufacturing method thereof |
KR20130035016A (en) * | 2011-09-29 | 2013-04-08 | 삼성전기주식회사 | Thermoelectric module |
JP2014090080A (en) * | 2012-10-30 | 2014-05-15 | Ibiden Co Ltd | Printed wiring board, printed wiring board manufacturing method ane electronic component |
US20150311420A1 (en) * | 2012-11-29 | 2015-10-29 | Kyocera Corporation | Thermoelectric module |
KR101621750B1 (en) * | 2013-05-30 | 2016-05-17 | 주식회사 엘지화학 | Manufacturing Method of Thermoelectric Film |
JP6158601B2 (en) * | 2013-06-10 | 2017-07-05 | 新光電気工業株式会社 | Wiring board and method of manufacturing wiring board |
WO2017057259A1 (en) * | 2015-09-28 | 2017-04-06 | 三菱マテリアル株式会社 | Thermoelectric conversion module and thermoelectric conversion device |
WO2017208950A1 (en) * | 2016-05-31 | 2017-12-07 | パナソニックIpマネジメント株式会社 | Thermoelectric conversion substrate, thermoelectric conversion module and method for producing thermoelectric conversion substrate |
EP3690966A4 (en) * | 2017-09-26 | 2021-07-21 | LG Innotek Co., Ltd. | Thermoelectric device |
JP2019204843A (en) * | 2018-05-22 | 2019-11-28 | イビデン株式会社 | Printed wiring board and method of manufacturing the same |
JP2019220601A (en) * | 2018-06-21 | 2019-12-26 | イビデン株式会社 | Printed wiring board |
US20200119250A1 (en) * | 2018-10-11 | 2020-04-16 | Intel Corporation | In-situ formation of a thermoelectric device in a substrate packaging |
-
2019
- 2019-07-25 JP JP2019136989A patent/JP2021022615A/en active Pending
-
2020
- 2020-07-24 US US16/937,715 patent/US11588089B2/en active Active
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11439008B2 (en) * | 2020-08-13 | 2022-09-06 | Qualcomm Incorporated | Package with substrate comprising variable thickness solder resist layer |
EP4155699A1 (en) * | 2021-09-24 | 2023-03-29 | Apple Inc. | System and method for temperature sensing using thermopile integrated with rigid printed circuit board |
Also Published As
Publication number | Publication date |
---|---|
JP2021022615A (en) | 2021-02-18 |
US11588089B2 (en) | 2023-02-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9717151B2 (en) | Flex-rigid wiring board | |
JP2004179309A (en) | Heat dissipating structure for printed circuit board and method for manufacturing the same | |
KR20060064518A (en) | Multi-level semiconductor module and method for fabricating the same | |
KR101181105B1 (en) | The radiant heat circuit board and the method for manufacturing the same | |
TW201436660A (en) | Multilayered substrate and method of manufacturing the same | |
US11588089B2 (en) | Printed wiring board having thermoelectric emlement accommodatred therein | |
JP5885630B2 (en) | Printed board | |
KR20170054842A (en) | Heat radiation member and printed circuit board having the same | |
KR100769527B1 (en) | Embedded printed circuit board and manufacturing method thereof | |
JP2004274035A (en) | Module having built-in electronic parts and method of manufacturing same | |
US11367825B2 (en) | Printed wiring board | |
TW202226471A (en) | Packaging stacked substrates and an integrated circuit die using a lid and a stiffening structure | |
US20190373732A1 (en) | Printed wiring board | |
US20190373740A1 (en) | Method for manufacturing printed wiring board | |
CN111148353B (en) | Preparation method of circuit board with copper-based heat sink | |
JP2008205344A (en) | Conductive heat transfer board, manufacturing method therefor, and circuit module using the board | |
KR102194720B1 (en) | Circuit Board including the heat dissipation structure | |
KR20060010763A (en) | An encased thermal management device and method of making such a device | |
JP2010003718A (en) | Heat-dissipating substrate and its manufacturing method, and module using heat-dissipating substrate | |
CN112543546B (en) | Circuit board with heat dissipation structure and manufacturing method thereof | |
US9924590B2 (en) | Printed board and electronic apparatus | |
US11545412B2 (en) | Package structure and manufacturing method thereof | |
CN116669286A (en) | Flexible circuit board structure capable of conducting heat | |
JP2019140321A (en) | Electronic component mounting substrate and electronic device | |
KR20150052496A (en) | Method for forming via fill of circuit board |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
AS | Assignment |
Owner name: IBIDEN CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TANIGUCHI, HIROTAKA;REEL/FRAME:054093/0708 Effective date: 20200728 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |