US20210027980A1 - Plasma processing apparatus - Google Patents

Plasma processing apparatus Download PDF

Info

Publication number
US20210027980A1
US20210027980A1 US17/067,912 US202017067912A US2021027980A1 US 20210027980 A1 US20210027980 A1 US 20210027980A1 US 202017067912 A US202017067912 A US 202017067912A US 2021027980 A1 US2021027980 A1 US 2021027980A1
Authority
US
United States
Prior art keywords
ring
susceptor
substrate
high frequency
peripheral portion
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US17/067,912
Inventor
Chishio Koshimizu
Naoki Matsumoto
Satoshi Tanaka
Toru Ito
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tokyo Electron Ltd
Original Assignee
Tokyo Electron Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Electron Ltd filed Critical Tokyo Electron Ltd
Priority to US17/067,912 priority Critical patent/US20210027980A1/en
Publication of US20210027980A1 publication Critical patent/US20210027980A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/02Details
    • H01J37/21Means for adjusting the focus
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32009Arrangements for generation of plasma specially adapted for examination or treatment of objects, e.g. plasma sources
    • H01J37/32082Radio frequency generated discharge
    • H01J37/32091Radio frequency generated discharge the radio frequency energy being capacitively coupled to the plasma
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32009Arrangements for generation of plasma specially adapted for examination or treatment of objects, e.g. plasma sources
    • H01J37/32082Radio frequency generated discharge
    • H01J37/32137Radio frequency generated discharge controlling of the discharge by modulation of energy
    • H01J37/32155Frequency modulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32009Arrangements for generation of plasma specially adapted for examination or treatment of objects, e.g. plasma sources
    • H01J37/32082Radio frequency generated discharge
    • H01J37/32137Radio frequency generated discharge controlling of the discharge by modulation of energy
    • H01J37/32155Frequency modulation
    • H01J37/32165Plural frequencies
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32009Arrangements for generation of plasma specially adapted for examination or treatment of objects, e.g. plasma sources
    • H01J37/32348Dielectric barrier discharge
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32431Constructional details of the reactor
    • H01J37/3244Gas supply means
    • H01J37/32449Gas control, e.g. control of the gas flow
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32431Constructional details of the reactor
    • H01J37/32458Vessel
    • H01J37/32467Material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32431Constructional details of the reactor
    • H01J37/32623Mechanical discharge control means
    • H01J37/32642Focus rings
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J2237/00Discharge tubes exposing object to beam, e.g. for analysis treatment, etching, imaging
    • H01J2237/21Focus adjustment
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J2237/00Discharge tubes exposing object to beam, e.g. for analysis treatment, etching, imaging
    • H01J2237/32Processing objects by plasma generation
    • H01J2237/33Processing objects by plasma generation characterised by the type of processing
    • H01J2237/334Etching

Definitions

  • the present invention relates to a technique for performing a plasma processing on a target substrate; and, more particularly, to a capacitively coupled plasma processing apparatus in which a focus ring is attached to an electrode for supporting a substrate.
  • a susceptor and a facing electrode have diameters a little bit larger than that of a substrate in order to improve in-plane uniformity of a density of plasma (especially, uniformity in a radial direction of a substrate) applied to a surface of a substrate to be processed on a susceptor (generally, lower electrode) inside a chamber.
  • a susceptor generally, lower electrode
  • the peripheral portion is damaged and deteriorated by ion bombardment from the plasma.
  • the susceptor is protected from the plasma by detachably attaching a ring-shaped covering member, i.e., a so-called focus ring, so as to cover the peripheral portion of the top surface of the susceptor which is projected outwardly in the radial direction of the substrate (see, e.g., Japanese Patent Laid-open Application No. 2000-36490).
  • a ring-shaped covering member i.e., a so-called focus ring
  • the focus ring is made of a material that does not substantially affect the plasma processing on the substrate even if part of the material is scattered around by sputtering.
  • Si, SiC, C (carbon) or the like is used in a plasma etching of an oxide film
  • SiO 2 is used in a plasma etching of polysilicon.
  • the focus ring sputters by the effect of the ion bombardment from the plasma, and the wastage thereof increases temporally. For that reason, the focus ring is considered as a consumable or a replaceable item. Since the focus ring is high-priced, a COC (cost of consumable) thereof deteriorates as a life span or an exchanging cycle thereof is shortened.
  • a high frequency power used in the plasma processing increases due to improvement in processing performance, processing time reduction or the like. Accordingly, the energy of plasma ions increases, and the wear rate of the focus ring increases.
  • a high-density plasma is generated by a higher frequency power and ions are attracted to the substrate by a lower frequency power such that the energy of the ions bombarding the focus ring is further increased, resulting in a remarkable deterioration of the COC (Cost of Consumable) of the focus ring.
  • the present invention provides a plasma processing apparatus capable of effectively suppressing a consumption of a focus ring without substantially affecting processes.
  • a plasma processing apparatus comprising: an evacuable processing chamber; a first electrode for supporting a target substrate in the processing chamber; a second electrode disposed to face the first electrode; a first high frequency power supply unit for applying a first high frequency power having a first frequency to either the first electrode or the second electrode; a processing gas supply unit for supplying a processing gas to a processing space formed between the first electrode and the second electrode; a main dielectric member provided in a substrate mounting portion on a main surface of the first electrode; a focus ring attached to the first electrode to cover a peripheral portion of the main surface of the first electrode positioned in an outer side of the substrate mounting portion; and a peripheral dielectric member provided in the peripheral portion on the main surface of the first electrode so that an electrostatic capacitance per unit area applied between the first electrode and the focus ring is smaller than an electrostatic capacitance per unit area applied between the first electrode and the substrate by the main dielectric member.
  • the peripheral dielectric member has a smaller electrostatic capacitance per unit area and a higher impedance than those of the main dielectric member. Therefore, in the case of a second high frequency, it is relatively difficult to pass through a propagation path of the peripheral dielectric member and the focus ring, and is relatively easy to pass through a propagation path of the main dielectric member and the substrate. As a consequence, the electric field in the ion sheath formed on the focus ring becomes relatively weak, thus decreasing the energy of ions bombarding the focus ring and suppressing the consumption of the focus ring.
  • the peripheral dielectric member and the main dielectric member are made of a same material and integratedly formed. Further, the peripheral dielectric member may have a thickness greater than the thickness of the main dielectric member. The peripheral dielectric member may be in a hollow shape and have therein a fluid dielectric member of which volume is variable.
  • the focus ring comprises a first ring-shaped member provided near an outer edge of the main dielectric member and a second ring-shaped member disposed near an outer peripheral surface of the first ring-shaped member.
  • the first ring-shaped member may be disposed so that a gap formed between an outer edge of the substrate supported on the main dielectric member and an inner peripheral surface of the second ring-shaped member is positioned above the first ring-shaped member.
  • a conductor may be provided in the main dielectric member, and a DC voltage for generating an electrostatic attraction force to the substrate is applied to the conductor.
  • a second conductor may be provided in the peripheral dielectric member, and a DC voltage for generating an electrostatic attraction force to the focus ring is applied to the second conductor.
  • a conductor for generating an electrostatic attraction force to the focus ring may be provided in the peripheral dielectric member to face the second-ring shaped member.
  • a first thermally conductive gas supply unit for supplying a thermally conductive inert gas is provided between the main dielectric member and the substrate. Further, a second thermally conductive gas supply unit for supplying a thermally conductive inert gas may be provided between the peripheral dielectric member and the focus ring.
  • a second high frequency power supply unit may apply to the first electrode a second high frequency power having a second frequency lower than the first frequency.
  • a frequency suitable for plasma generation is selected.
  • a frequency suitable for the frequency (second frequency) of the second high frequency power a frequency suitable for ion attraction is selected.
  • a plasma processing apparatus comprising: an evacuable processing chamber; a first electrode for supporting a target substrate in the processing chamber; a second electrode disposed to face the first electrode; a first high frequency power supply unit for applying a first high frequency power having a first frequency to either the first electrode or the second electrode; a processing gas supply unit for supplying a processing gas to a processing space formed between the first electrode and the second electrode; a main dielectric member provided in a substrate mounting portion on a main surface of the first electrode; a focus ring attached to the first electrode to cover a peripheral portion of the main surface of the first electrode positioned at an outer side of the substrate mounting portion; a peripheral insulating member provided at a peripheral portion on the main surface of the first electrode contacted with the focus ring; and an electrostatic capacitance varying unit for varying an electrostatic capacitance of the peripheral insulating portion.
  • the ion sheath distribution or the plasma density distribution on the semiconductor wafer W and the focus ring 36 can be controlled at will by varying the electrostatic capacitance of the peripheral insulating member with the use of the electrostatic capacitance varying mechanism.
  • a plasma processing apparatus comprising: an evacuable processing chamber; a main lower electrode for supporting a target substrate in the processing chamber; a peripheral lower electrode extending in a ring shape to surround an outer periphery of the main lower electrode, the peripheral lower electrode being electrically insulated from the main lower electrode; a focus ring attached to cover a top surface of the peripheral lower electrode; an upper electrode disposed above the main lower electrode and the peripheral lower electrode to face thereto; a processing gas supply unit for supplying a processing gas to a processing space formed between the main lower electrode and the upper electrode; a first high frequency power supply unit for applying a first high frequency power having a first frequency to the main lower electrode and the peripheral lower electrode; and a second high frequency power supply unit for applying a second high frequency power having a second frequency lower than the first frequency to the main lower electrode.
  • the second high frequency power having a relatively low frequency is applied to the main lower electrode without being applied to the peripheral lower electrode. Therefore, the ions are attracted from the plasma to the substrate on the main lower electrode and, also, the focus ring on the peripheral lower electrode can be prevented from the ion bombardment.
  • the first high frequency power having a relatively high frequency is divided and transmitted toward the processing space via the propagation path of the main lower electrode and that of the peripheral lower electrode and, then, the processing gas is plasma-excited above the focus ring as well as above the substrate. Since the plasma is generated above the focus ring as well as above the substrate, the characteristics of the plasma density distribution on the semiconductor wafer W are improved.
  • the consumption of the focus ring can be suppressed without substantially affecting the processes.
  • FIG. 1 is a vertical cross sectional view showing a configuration of a plasma etching apparatus in accordance with an embodiment of the present invention.
  • FIG. 2 illustrates a partial enlarged cross sectional view of principal parts (structures in a vicinity of a focus ring) of the embodiment of the present invention.
  • FIG. 3 provides a partial enlarged cross sectional view of modifications of the principal parts of the embodiment of the present invention.
  • FIG. 4 presents a partial enlarged cross sectional view of a configuration of principal parts of a model used for verifying effects of the present invention.
  • FIG. 5 represents a partial enlarged cross sectional view of a configuration of principal parts of an additional model used for verifying the effects of the present invention.
  • FIG. 6 offers a graph showing a relationship between a high frequency power and a heat input to the focus ring that is obtained as a result of the verification.
  • FIG. 7 shows a partial enlarged cross sectional view depicting a configuration of principal parts of an application example in the embodiment of the present invention.
  • FIG. 8 illustrates a partial enlarged cross sectional view describing a configuration of principal parts of another application example in the embodiment of the present invention.
  • FIG. 9A depicts a partial enlarged cross sectional view for explaining effects of the configuration of FIG. 8 .
  • FIG. 9B describes a partial enlarged cross sectional view for explaining the effects of the configuration of FIG. 8 .
  • FIG. 10 shows a partial enlarged cross sectional view illustrating a configuration of principal parts of an application example in the embodiment of the present invention.
  • FIG. 11 provides a partial enlarged cross sectional view depicting a configuration of principal parts of an application example in the embodiment of the present invention.
  • FIG. 12 offers a partial enlarged cross sectional view describing a configuration of principal parts of an application example in the embodiment of the present invention.
  • FIG. 13 presents a partial enlarged cross sectional view showing a configuration of principal parts of an application example in the embodiment of the present invention.
  • FIG. 14 represents a partial enlarged cross sectional view illustrating a configuration of principal parts of an application example in the embodiment of the present invention.
  • FIG. 15 sets forth a partial enlarged cross sectional view representing a configuration of principal parts of an application example in the embodiment of the present invention.
  • FIGS. 1 to 15 which form a part hereof.
  • FIG. 1 is a vertical cross sectional view showing a configuration of a plasma etching apparatus in accordance with an embodiment of the present invention.
  • This plasma etching apparatus is constructed as a capacitively coupled cathode couple plasma etching apparatus, and includes a cylindrical chamber (processing chamber) 10 made of a metal such as aluminum, stainless steel or the like.
  • the chamber 10 is frame grounded.
  • the susceptor 12 has a main body or a base 12 a made of, e.g., aluminum, and a conductive RF plate 12 b fixed to a bottom surface of the base 12 a.
  • the susceptor 12 is supported by a cylindrical insulating supporting portion 14 extending vertically upward from a bottom of the chamber 10 .
  • a ring-shaped exhaust passage 18 is formed between an inner wall of the chamber 10 and a cylindrical conductive supporting portion 16 extending vertically upward from the bottom of the chamber 10 around a cylindrical outer surface of the cylindrical supporting portion 14 .
  • a gas exhaust port 20 is provided at the end of the exhaust passage 18 .
  • a gas exhaust unit 24 is connected to the gas exhaust port 20 via a gas exhaust line 22 .
  • the gas exhaust unit 24 has a vacuum pump such as a turbo-molecular pump or the like, so that a processing space in the chamber 10 can be depressurized to a required vacuum level.
  • Attached to a sidewall of the chamber 10 is a gate valve 26 for opening and closing a loading/unloading port of a semiconductor wafer W.
  • a first and a second high frequency power supply 30 and 28 are electrically connected to the susceptor 12 via a matching unit 32 and a power supply rod 34 .
  • the first high frequency power supply 30 outputs a first high frequency power having a predetermined frequency, e.g., 40 MHz, for generating a plasma.
  • the second high frequency power supply 28 outputs a second high frequency power having a predetermined frequency, e.g., 2 MHz, for attracting ions to the semiconductor wafer W on the susceptor 12 .
  • the matching unit 32 has therein a first matching device for matching an impedance between the first high frequency power supply 30 and a load (mainly, an electrode, a plasma and a chamber) and a second matching device for matching an impedance between the second high frequency power supply 28 and the load.
  • a first matching device for matching an impedance between the first high frequency power supply 30 and a load (mainly, an electrode, a plasma and a chamber)
  • a second matching device for matching an impedance between the second high frequency power supply 28 and the load.
  • the susceptor 12 has a diameter a little bit larger than that of the semiconductor wafer W.
  • a main surface, i.e., a top surface, of the susceptor 12 is divided into two regions including a central region, i.e., a wafer mounting portion, having substantially the same shape (circular shape) or substantially the same size as that of the wafer W and a ring-shaped peripheral region extending outward from an outer periphery of the wafer mounting portion.
  • the semiconductor wafer W as an object to be processed is mounted on the wafer mounting portion, and a focus ring 36 having an inner diameter slightly larger than the diameter of the semiconductor wafer W is attached to the ring-shaped peripheral region.
  • the focus ring 36 is made of a material, e.g., Si, SiC, C, SiO 2 or the like, depending on an etching target material of the semiconductor wafer W, and can have a conventional shape.
  • An electrostatic chuck 38 for attracting and holding the wafer is provided on the wafer mounting portion of the top surface of the susceptor 12 .
  • the electrostatic chuck 38 is formed by embedding a sheet-shaped or a mesh-shaped conductor 38 b in a film-shaped or a plate-shaped dielectric member 38 a, and is integratedly secured to or formed with the base 12 a of the susceptor 12 .
  • a DC power supply 40 installed outside the chamber 10 is electrically connected to the conductor 38 b via wiring and a switch 43 .
  • the semiconductor wafer W can be attracted and held on the electrostatic chuck 38 by Coulomb force generated by a DC voltage applied from the DC power supply 40 .
  • the peripheral region on the top surface of the susceptor 12 is provided with a ring-shaped peripheral dielectric member 42 being in direct contact with a bottom surface of the focus ring 36 .
  • the peripheral dielectric member 42 is also integratedly secured to or formed with the base 12 a of the susceptor 12 .
  • a sheet-shaped or a mesh-shaped conductor 44 is embedded in the peripheral dielectric member 42 , and is also electrically connected to the DC power supply 40 .
  • the focus ring 36 can be attracted and held on the conductor 44 by Coulomb force.
  • the peripheral dielectric member 42 and the conductor 44 form a peripheral electrostatic chuck 45 for attracting and holding the focus ring 36 .
  • a coolant e.g., cooling water
  • a temperature of the semiconductor wafer W on the electrostatic chuck 38 and that of the focus ring 36 on the peripheral electrostatic chuck 45 can be controlled by the temperature of the coolant.
  • a thermally conductive gas e.g., He gas
  • a thermally conductive gas supply unit (not shown) between a main electrostatic chuck 38 and the semiconductor wafer W and between a peripheral electrostatic chuck 45 and the focus ring 36 via a gas supply line 52 and a gas channel 54 in the susceptor 12 .
  • a shower head 56 facing the susceptor 12 in parallel is provided at a ceiling portion of the chamber 10 , and serves also as an upper electrode of a ground potential. Moreover, the shower head 56 has an electrode plate 58 facing the susceptor 12 and an electrode support 60 for attachably/detachably supporting the electrode plate 58 from its backside (upside).
  • a gas chamber 62 is provided in the electrode support 60 , and a plurality of gas discharge openings 61 extending from the gas chamber 62 to the susceptor 12 is formed in the electrode support 60 and the electrode plate 58 .
  • a space formed between the electrode plate 58 and the susceptor 12 becomes a plasma generation space or a processing space.
  • a gas supply line 66 from a processing gas supply unit 64 is connected to a gas inlet port 62 a provided at an upper portion of the gas chamber 62 .
  • the electrode plate 58 is made of, e.g., Si or SiC
  • the electrode support 60 is made of, e.g., alumite treated aluminum.
  • a control unit including, e.g., a microcomputer, independently controls each unit in the plasma etching apparatus, such as the gas exhaust unit 24 , the high frequency power supplies 28 and 30 , the switch 43 of the DC power supply 40 , the chiller unit (not shown), the thermally conductive gas supply unit (not shown), the processing gas supply unit 64 and the like, and also controls an entire operation (sequence) of the apparatus.
  • a control unit including, e.g., a microcomputer, independently controls each unit in the plasma etching apparatus, such as the gas exhaust unit 24 , the high frequency power supplies 28 and 30 , the switch 43 of the DC power supply 40 , the chiller unit (not shown), the thermally conductive gas supply unit (not shown), the processing gas supply unit 64 and the like, and also controls an entire operation (sequence) of the apparatus.
  • the semiconductor wafer W to be processed is loaded into the chamber 10 while opening the gate valve 26 and then mounted on the electrostatic chuck 38 .
  • an etching gas (generally, a gaseous mixture) is introduced into the chamber 10 at a predetermined flow rate and flow rate ratio from the processing gas supply unit 64 , and a pressure inside the chamber 10 is set to be at a predetermined level by using the gas exhaust unit 24 .
  • the first and the second high frequency power supply 30 and 28 are turned on to thereby output the first high frequency (40 MHz) and the second high frequency (2 MHz) at respective specific power levels. These frequencies are applied to the susceptor 12 via the matching unit 32 and the power supply rod 34 .
  • the switch 43 is turned on, and the thermally conductive gas (He gas) is confined by electrostatic attraction force in a contact interface between the main electrostatic chuck 38 and the semiconductor wafer W and that between the peripheral electrostatic chuck 45 and the focus ring 36 .
  • the etching gas discharged through the shower head 56 is converted into a plasma between both electrodes 12 and 56 by a high frequency discharge, and the main surface of the semiconductor wafer W is etched by radicals or ions generated in the plasma.
  • the first high frequency power of a relatively high frequency e.g. 40 MHz
  • a plasma is highly densified in a desirable dissociated state so that a high-density plasma can be generated even at a low pressure.
  • the second high frequency power of a relatively low frequency e.g., 2 MHz, suitable for ion attraction, it is possible to perform an anisotropic etching having high selectivity to the semiconductor wafer W on the susceptor 12 .
  • FIG. 2 provides an enlarged view of structures in the vicinity of the focus ring 36 on the top surface of the susceptor 12 .
  • the dielectric member 42 of the peripheral electrostatic chuck 45 has a much thicker thickness than that of the dielectric member 38 a of the main electrostatic chuck 38 .
  • both of the dielectric members 42 and 38 a may be made of different members or a same material, e.g., alumina (Al 2 O 3 ).
  • the top surface of the semiconductor wafer W mounted on the main electrostatic chuck 38 is substantially on a same plane as the top surface of the focus ring 36 , so that the peripheral electrostatic chuck 45 is located at a much lower position than the main electrostatic chuck 38 .
  • the main electrostatic chuck 38 is formed by a thermal spraying method, it can be integratedly formed with the peripheral electrostatic chuck 45 or together therewith.
  • an electrostatic capacitance per unit area provided between the susceptor 12 and the focus ring 36 by the peripheral dielectric member 42 is relatively smaller than that provided between the susceptor 12 and the semiconductor wafer W by the main dielectric member 38 a. Accordingly, an impedance provided by the peripheral dielectric member 42 is higher than an impedance provided by the main dielectric member 38 a with respect to the high frequencies (40 MHz and 2 MHz) supplied from the first and the second high frequency power supply 30 and 28 . Especially, it should be noted that a higher impedance is provided by the peripheral dielectric member 42 than by the main dielectric member 38 a with respect to the second high frequency (2 MHz) that is relatively low.
  • the first high frequency (40 MHz) and the second high frequency (2 MHz) supplied from the high frequency power supplies 30 and 28 are supplied to an upper space via the susceptor 12 , the electrostatic chucks 38 and 45 , the semiconductor wafer W and the focus ring 36 and, then, the etching gas is plasma-excited.
  • the generation of electron-ion pairs (ionization) in the plasma processing space is dominantly affected by the first high frequency (40 MHz), and the formation of an electric field by the attraction of accelerated ions to the susceptor 12 is dominantly affected by the second high frequency (2 MHz).
  • the plasma is generated above the focus ring 36 as well as above the semiconductor wafer W. Accordingly, the ions are attracted to the focus ring 36 as well as to the semiconductor wafer W.
  • the peripheral dielectric member 42 has a smaller electrostatic capacitance per unit area and a higher impedance than that of the main dielectric member 38 a. Therefore, in the case of the second high frequency (2 MHz) that is relatively low between the two high frequencies, it is relatively difficult to pass through a propagation path of the peripheral dielectric member 42 and the focus ring 36 , and is relatively easy to pass through a propagation path of the main dielectric member 38 a and the semiconductor wafer W.
  • the electric field in the ion sheath formed on the focus ring 36 becomes relatively weak, thereby decreasing the energy of ions bombarding the focus ring 36 and suppressing the consumption of the focus ring 36 .
  • the electric field formed on the semiconductor wafer W becomes relatively strong, so that the etching rate and the verticality (anisotropy) of the etching process are improved.
  • the impedance of the first frequency (40 MHz) is smaller than that of the second high frequency by a factor of 1/20, so that it is not as difficult as for the first high frequency to pass therethrough in comparison to the case of the second high frequency.
  • the peripheral electrostatic chuck 45 can attract and hold the focus ring 36 by the Coulomb force and, also, thermal coupling between the susceptor 12 cooled by a coolant gas and the focus ring 35 can be increased as much as possible.
  • a thermally conductive sheet 68 made of, e.g., a silicon rubber sheet or the like, is inserted to a contact interface between the peripheral dielectric member 42 and the susceptor 12 and that between the peripheral dielectric member 42 and the focus ring 36 without providing the conductive material 44 in the peripheral dielectric member 42 .
  • the heat input to the focus ring 36 can become smaller as a thickness of the peripheral dielectric member 42 becomes thicker and an electrostatic capacitance between the susceptor 12 and the focus ring 36 becomes smaller.
  • FIGS. 4 to 6 present examples for verifying the effects of the present invention in the case of varying the electrostatic capacitance between the susceptor 12 and the focus ring 36 .
  • the heat input to the focus ring 36 is obtained from the temperature increasing rate, and is in proportion to the sputtering energy or the sputtering amount.
  • a thickness of the main electrostatic chuck 38 is about 0.6 mm.
  • spacers made of glass which have a height of about 0.8 mm are inserted between the focus ring 36 and the susceptor 12 , the spacers being spaced from each other at predetermined intervals (e.g., 120° C.) in a circumferential direction.
  • a gap space 70 formed between the focus ring 36 and the susceptor 12 is in vacuum of a dielectric constant of 1. If the gap space 70 is filled with the peripheral dielectric member 42 , e.g., wherein a dielectric constant of the peripheral dielectric member 42 is 9 (alumina), then the electrostatic capacitance equivalent to that of the gap space 70 can be obtained by choosing a thickness of the peripheral dielectric member 42 to be 7.2 mm (0.8 mm ⁇ 9).
  • the main electrostatic chuck 38 and the peripheral dielectric member 42 are made of a same alumina material, by making the thickness of the peripheral dielectric member 42 12 times thicker than that of the main electrostatic chuck 38 (7.2 mm/0.6 mm), the electrostatic capacitance equivalent to that of the example shown in FIG. 4 can be obtained.
  • the life span of the focus ring 36 can be greatly extended by making the thickness of the peripheral dielectric member 42 as thick as possible, preferably at least 10 times thicker than that of the main electrostatic chuck 38 .
  • the thickness of the peripheral dielectric member 42 increases excessively, it is difficult for the first high frequency (40 MHz) to pass therethrough. Accordingly, the generation of the plasma in the space above the focus ring 36 becomes weakened and, further, the plasma density distribution on the semiconductor wafer W is adversely affected.
  • the thickness of the peripheral dielectric member 42 should not be increased indefinitely, and is preferably set to be no more than 20 times that of the main electrostatic chuck 38 .
  • the focus ring 36 is divided in a radial direction into two pieces, i.e., an inner focus ring 36 A and an outer focus ring 36 B.
  • the inner focus ring 36 A is positioned near an outer edge of the main electrostatic chuck 38
  • the outer focus ring 36 B is positioned near an outer peripheral surface of the inner focus ring 36 A.
  • the inner focus ring 36 A is disposed so that the gap 70 formed between the outer edge of the semiconductor wafer W held on the main electrostatic chuck 38 and an inner peripheral surface of the outer focus ring 36 B can be positioned on the inner focus ring 36 A.
  • a gap 74 between the inner focus ring 36 A and the outer focus ring 36 B has a labyrinthian structure.
  • the focus ring is consumed from the top, and especially an inner peripheral portion thereof adjacent to the outer edge of the target substrate is consumed first due to the strong ion sputtering.
  • the inner focus ring 36 A is consumed faster than the outer focus ring 36 B.
  • the focus rings 36 A and 36 B are individual members and thus can be separately exchanged.
  • the life span of the inner focus ring 36 A reaches its limit, only the inner focus ring 36 A is exchanged with a new one, and the outer focus ring 36 B can be used continuously.
  • the ions even if the ions are applied to the gap 74 formed between the inner focus ring 36 A and the outer focus ring 36 B, the ions bombard only the wall of the labyrinth, so that the ions do not reach the peripheral electrostatic chuck 45 or the peripheral dielectric member 42 .
  • the conductor 44 may be provided only in the area to be positioned directly under the outer focus ring 36 B.
  • the focus ring 36 can be separated upward from the susceptor 12 and, also, a height position thereof can be variably adjusted.
  • a through hole 72 perpendicular to the susceptor 12 is formed directly under the focus ring 36 .
  • a leading end of a supporting rod 75 movable through the through hole 72 is coupled to a bottom surface of the focus ring 36 .
  • a base end of the supporting rod 75 is coupled to or supported by an actuator 76 installed outside the chamber 10 .
  • the height position of the focus ring 36 can be adjusted at will by a vertical movement of the supporting rod 75 by the actuator 76 .
  • the through hole 72 is provided with a seal member 78 such as an O-ring or the like.
  • the focus ring 36 is divided into two pieces, i.e., the inner focus ring 36 A and the outer focus ring 36 B, and the height position of the outer focus ring 36 B is variable.
  • the through hole 72 , the supporting rod 75 and the actuator 76 are provided at a plurality of locations (e.g., three locations) while being spaced from each other at predetermined intervals in a circumferential direction.
  • a vacuum gap 80 formed between the focus ring 36 B and the susceptor 12 serves as an insulating portion for providing an electrostatic capacitance.
  • a gap width (thickness) of the vacuum gap 80 is small, the electrostatic capacitance can be greatly reduced because of a very small dielectric constant of the vacuum gap 80 .
  • a sheath-bulk plasma interface 82 of an ion sheath formed along the semiconductor wafer W and the focus ring 36 A and 36 B can be formed as a horizontal surface having no stepped portion, as shown in FIG. 9A . Accordingly, a direction of an electric field vector in the ion sheath, i.e., an ion attracting direction, can be perpendicular to the semiconductor wafer W and the focus ring 36 B.
  • the ion sheath formed directly above the focus ring 36 B is thinner than that formed directly above the semiconductor wafer W. This is because the propagation of the high frequency is suppressed in the focus ring 36 B side in the present invention and, thus, the electron current is reduced.
  • the peripheral dielectric member 42 provided between the focus ring 36 and the susceptor 12 is formed as a hollow ring, and stores therein dielectric liquid Q of a high dielectric constant, such as Galden, Fluorinert or the like whose volume can be varied. More specifically, in order to vary the volume of the liquid Q in the peripheral dielectric member 42 , the dielectric liquid Q is stored and preserved in a tank 84 installed outside the chamber 10 , and the tank 84 and the hollow ring-shaped peripheral dielectric member 42 are connected through a communication pipe 86 and a band pipe 88 .
  • a high dielectric constant such as Galden, Fluorinert or the like
  • the height of a liquid surface in the tank 84 is directly related with that in the hollow ring-shaped peripheral dielectric member 42 . Therefore, by adjusting the height position of the tank 84 , it is possible to vary the height of the liquid surface in the hollow ring-shaped peripheral dielectric member 42 and further the volume of the conductive liquid Q.
  • the electrostatic capacitance of the entire peripheral dielectric member 42 can be varied.
  • a conductor used as an electrostatic chuck (not shown) may be provided, e.g., on an inner upper wall of the peripheral dielectric member 42 .
  • a mechanism for varying an electrostatic capacitance hardwarely or mechanically is provided between the focus ring 36 and the susceptor 12 .
  • a ring-shaped recess 90 is formed in an outer peripheral portion on the main surface of the susceptor 12 and, also, a ring-shaped conductor 94 is disposed above the recess 90 separated from susceptor 12 with a gap 92 . Further, the peripheral dielectric member 42 and the focus ring 36 are deposited on the conductor 94 in that order.
  • a ring-shaped or a circular arc-shaped variable capacity coupling member 96 is provided at an outer side (in a radial direction) of the ring-shaped recess 90 and the ring-shaped conductor 94 so that it can be vertically shifted.
  • By adjusting the height position of the variable capacity coupling member 96 it is possible to vary a facing area between the variable capacity coupling member 96 and the ring-shaped conductor 94 , and further to vary the electrostatic capacitance between the recess 90 of the susceptor 12 and the focus ring 36 .
  • a conventional variable capacitor is electrically connected between the susceptor 12 and the focus ring 36 , instead of providing the electrostatic capacitance varying mechanism using the dielectric liquid Q whose volume can be varied or the hardwarely variable capacity coupling member 96 .
  • FIGS. 12 and 13 present application examples related to the susceptor structure.
  • the susceptor 12 is divided into two pieces, i.e., a circular plate-shaped main susceptor 12 A having substantially the same diameter as that of the main electrostatic chuck 38 and a peripheral susceptor 12 B extending in a ring shape to surround an outer periphery of the main susceptor 12 A while being electrically insulated from the main susceptor 12 A.
  • FIG. 12 shows a configuration that the peripheral susceptor 12 B, the peripheral dielectric member 42 , the peripheral electrostatic chuck 45 and the focus ring 36 are stacked on top of one another on an RF plate 12 b in that order.
  • FIG. 13 depicts a configuration in which a ring-shaped peripheral dielectric member 100 is inserted between the RF plate 12 b and the peripheral susceptor 12 B.
  • the electrostatic capacitance of the lower peripheral dielectric member 100 is electrically connected in series with that of the upper peripheral dielectric member 42 and the combined capacitance of the series capacitor circuit becomes the entire electrostatic capacitance.
  • the susceptor structure shown in FIG. 12 or 13 can also be used in the application examples of FIGS. 14 and 15 .
  • the first high frequency (40 MHz) that is relatively high is applied to the main susceptor 12 A and the peripheral susceptor 12 B
  • the second high frequency (2 MHz) that is relatively low is applied only to the main susceptor 12 A.
  • an output of the first high frequency power supply 30 is applied to the main susceptor 12 A via the matching unit 32 and also to the peripheral susceptor 12 B via a matching unit 102 .
  • the matching unit 102 controls an impedance of the first high frequency power supply 30 and that of the load side (the peripheral susceptor 12 B, the peripheral electrostatic chuck 45 , the focus ring 36 , the plasma, the chamber 10 and the like).
  • an output terminal of the matching unit 32 is electrically connected to the main susceptor 12 A and also to the peripheral susceptor 12 B via a filter 104 .
  • the filter 104 is a band pass filter or a high pass filter for passing the first high frequency (40 MHz) while blocking the second high frequency (2 MHz).
  • a thickness of the peripheral dielectric member 42 need not be so thick and may be as small as that of the dielectric member 38 a of the main electrostatic chuck 38 .
  • the second high frequency (2 MHz) is applied only to the main susceptor 12 A without being applied to the peripheral susceptor 12 B
  • a strong electric field for attracting ions can be formed only on the main susceptor 12 A, but substantially not on the peripheral susceptor 12 B. Therefore, the anisotropic etching can be performed on the semiconductor wafer W by attracting ions from the plasma, and the ion bombardment on the focus ring 36 can be greatly suppressed or reduced.
  • the first high frequency (40 MHz) is divided and transmitted toward the processing space via a path of the main susceptor 12 A side and that of the peripheral susceptor 12 B side and, then, the etching gas is plasma-excited above the focus ring 36 as well as above the semiconductor wafer W. Since the plasma is generated above the focus ring 36 as well as above the semiconductor wafer W, the characteristics of the plasma density distribution on the semiconductor wafer W can be improved.
  • the plasma etching apparatus of the aforementioned embodiment employs a lower side dual frequency application type in which the first high frequency (40 MHz) and the second high frequency (2 MHz) are applied to the susceptor 12 .
  • the respective frequencies of the first and the second high frequency power used in the above embodiment are only examples, and a frequency can be selected at will depending on processes.
  • the frequency of the first high frequency power for contributing to plasma generation is greater than or equal to 13.56 MHz
  • that of the second high frequency power for contributing to attract ions to the substrate or the upper electrode is smaller than or equal to 13.56 MHz.
  • the present invention is not limited to the lower side dual frequency application type, and can also be applied to a lower side single frequency application type in which a single appropriate frequency is applied to the susceptor 12 , an upper/lower side dual frequency application type in which two different frequencies are applied to the susceptor 12 and the upper electrode 56 , respectively, or the like.
  • the present invention is not limited to the plasma etching, and can also be applied to other plasma processing, e.g., plasma CVD, plasma oxidation, plasma nitrification, sputtering or the like.
  • the target substrate of the present invention is not limited to the semiconductor wafer, and can be selected from various substrates for flat panel displays, a photomask, a CD substrate, a printed circuit board and the like.

Landscapes

  • Chemical & Material Sciences (AREA)
  • Analytical Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Plasma & Fusion (AREA)
  • Drying Of Semiconductors (AREA)
  • Plasma Technology (AREA)

Abstract

A plasma etching apparatus includes a chamber, a susceptor in the chamber, an electrostatic chuck provided on the susceptor, and a high frequency power supply for supplying a high frequency power for generating a plasma in the chamber. The plasma etching apparatus also includes a gas inlet port provided in the chamber and configured to supply an etching gas, and a ring disposed in an outer periphery of a substrate supported by the electrostatic chuck that is positioned over the susceptor. An inner diameter of the ring is larger than an outer diameter of the substrate. The ring is separately positioned at a separation distance over the susceptor. The substrate is etched by using the plasma generated by the high frequency power that is supplied by the high frequency power supply. The separation distance between the ring and the susceptor is adjustable when the substrate is etched.

Description

    INCORPORATION BY REFERENCE
  • This application is a continuation application of U.S. patent application Ser. No. 15/258,481 filed on Sep. 7, 2016, which is a divisional application of U.S. patent application Ser. No. 13/618,587 filed on Sep. 14, 2012, which is a divisional application of U.S. patent application Ser. No. 12/056,665 filed on Mar. 27, 2008 (now U.S. Pat. No. 8,298,371). U.S. patent application Ser. No. 12/056,665 claims the benefit of priority under 35 U.S.C. § 119(e) to U.S. Provisional Application Ser. No. 60/912,949 filed on Apr. 20, 2007, and claims the benefit of priority under 35 U.S.C. § 119 from Japanese Patent Application No. 2007-084706 filed on Mar. 28, 2007. The entire contents of the above-identified applications are incorporated herein by reference in their entirety.
  • FIELD OF THE INVENTION
  • The present invention relates to a technique for performing a plasma processing on a target substrate; and, more particularly, to a capacitively coupled plasma processing apparatus in which a focus ring is attached to an electrode for supporting a substrate.
  • BACKGROUND
  • In a single sheet capacitively coupled plasma processing apparatus, a susceptor and a facing electrode (upper electrode) have diameters a little bit larger than that of a substrate in order to improve in-plane uniformity of a density of plasma (especially, uniformity in a radial direction of a substrate) applied to a surface of a substrate to be processed on a susceptor (generally, lower electrode) inside a chamber. In this case, if a peripheral portion of a top surface of the susceptor which is projected outwardly in the radial direction of the substrate is directly exposed to the plasma, the peripheral portion is damaged and deteriorated by ion bombardment from the plasma. Especially, in a plasma etching apparatus, since ions are accelerated to be introduced by using a DC voltage or a self-bias voltage generated in the susceptor, an ion sputtering effect is increased. Therefore, the susceptor is protected from the plasma by detachably attaching a ring-shaped covering member, i.e., a so-called focus ring, so as to cover the peripheral portion of the top surface of the susceptor which is projected outwardly in the radial direction of the substrate (see, e.g., Japanese Patent Laid-open Application No. 2000-36490).
  • The focus ring is made of a material that does not substantially affect the plasma processing on the substrate even if part of the material is scattered around by sputtering. For example, Si, SiC, C (carbon) or the like is used in a plasma etching of an oxide film, and SiO2 is used in a plasma etching of polysilicon.
  • In the plasma processing apparatus, whenever the plasma processing is carried out, the focus ring sputters by the effect of the ion bombardment from the plasma, and the wastage thereof increases temporally. For that reason, the focus ring is considered as a consumable or a replaceable item. Since the focus ring is high-priced, a COC (cost of consumable) thereof deteriorates as a life span or an exchanging cycle thereof is shortened.
  • Recently, a high frequency power used in the plasma processing increases due to improvement in processing performance, processing time reduction or the like. Accordingly, the energy of plasma ions increases, and the wear rate of the focus ring increases. Especially, in a dual frequency application type in which two high frequency powers are superposed and applied to the susceptor, a high-density plasma is generated by a higher frequency power and ions are attracted to the substrate by a lower frequency power such that the energy of the ions bombarding the focus ring is further increased, resulting in a remarkable deterioration of the COC (Cost of Consumable) of the focus ring.
  • SUMMARY
  • In view of the above, the present invention provides a plasma processing apparatus capable of effectively suppressing a consumption of a focus ring without substantially affecting processes.
  • In accordance with a first aspect of the present invention, there is provided a plasma processing apparatus comprising: an evacuable processing chamber; a first electrode for supporting a target substrate in the processing chamber; a second electrode disposed to face the first electrode; a first high frequency power supply unit for applying a first high frequency power having a first frequency to either the first electrode or the second electrode; a processing gas supply unit for supplying a processing gas to a processing space formed between the first electrode and the second electrode; a main dielectric member provided in a substrate mounting portion on a main surface of the first electrode; a focus ring attached to the first electrode to cover a peripheral portion of the main surface of the first electrode positioned in an outer side of the substrate mounting portion; and a peripheral dielectric member provided in the peripheral portion on the main surface of the first electrode so that an electrostatic capacitance per unit area applied between the first electrode and the focus ring is smaller than an electrostatic capacitance per unit area applied between the first electrode and the substrate by the main dielectric member.
  • With such configuration, the peripheral dielectric member has a smaller electrostatic capacitance per unit area and a higher impedance than those of the main dielectric member. Therefore, in the case of a second high frequency, it is relatively difficult to pass through a propagation path of the peripheral dielectric member and the focus ring, and is relatively easy to pass through a propagation path of the main dielectric member and the substrate. As a consequence, the electric field in the ion sheath formed on the focus ring becomes relatively weak, thus decreasing the energy of ions bombarding the focus ring and suppressing the consumption of the focus ring.
  • It is preferable that the peripheral dielectric member and the main dielectric member are made of a same material and integratedly formed. Further, the peripheral dielectric member may have a thickness greater than the thickness of the main dielectric member. The peripheral dielectric member may be in a hollow shape and have therein a fluid dielectric member of which volume is variable.
  • It is further preferable that the focus ring comprises a first ring-shaped member provided near an outer edge of the main dielectric member and a second ring-shaped member disposed near an outer peripheral surface of the first ring-shaped member. Furthermore, the first ring-shaped member may be disposed so that a gap formed between an outer edge of the substrate supported on the main dielectric member and an inner peripheral surface of the second ring-shaped member is positioned above the first ring-shaped member. In this focus ring of the two-piece structure, when the first ring-shaped member and the second ring-shaped member have different wear rates, a ring-shaped member of which life span has reached its limit can be exclusively exchanged with a new one.
  • A conductor may be provided in the main dielectric member, and a DC voltage for generating an electrostatic attraction force to the substrate is applied to the conductor. Further, a second conductor may be provided in the peripheral dielectric member, and a DC voltage for generating an electrostatic attraction force to the focus ring is applied to the second conductor. In this focus ring of the two-piece structure, a conductor for generating an electrostatic attraction force to the focus ring may be provided in the peripheral dielectric member to face the second-ring shaped member.
  • It is preferable that a first thermally conductive gas supply unit for supplying a thermally conductive inert gas is provided between the main dielectric member and the substrate. Further, a second thermally conductive gas supply unit for supplying a thermally conductive inert gas may be provided between the peripheral dielectric member and the focus ring.
  • A second high frequency power supply unit may apply to the first electrode a second high frequency power having a second frequency lower than the first frequency. In that case, as for the frequency (first frequency) of the first high frequency power, a frequency suitable for plasma generation is selected. Also, as for the frequency (second frequency) of the second high frequency power, a frequency suitable for ion attraction is selected. The effects of the embodiment of present invention are more apparent in the second high frequency than in the first high frequency. Namely, it is difficult for the relatively low second frequency to pass through the propagation path of the peripheral dielectric member and the focus ring due to the high impedance thereof. Hence, the ion bombardment on the focus ring can be suppressed and, further, the consumption of the focus ring can be effectively suppressed.
  • In accordance with a second aspect of the present invention, there is provided a plasma processing apparatus comprising: an evacuable processing chamber; a first electrode for supporting a target substrate in the processing chamber; a second electrode disposed to face the first electrode; a first high frequency power supply unit for applying a first high frequency power having a first frequency to either the first electrode or the second electrode; a processing gas supply unit for supplying a processing gas to a processing space formed between the first electrode and the second electrode; a main dielectric member provided in a substrate mounting portion on a main surface of the first electrode; a focus ring attached to the first electrode to cover a peripheral portion of the main surface of the first electrode positioned at an outer side of the substrate mounting portion; a peripheral insulating member provided at a peripheral portion on the main surface of the first electrode contacted with the focus ring; and an electrostatic capacitance varying unit for varying an electrostatic capacitance of the peripheral insulating portion.
  • With such configuration, the ion sheath distribution or the plasma density distribution on the semiconductor wafer W and the focus ring 36 can be controlled at will by varying the electrostatic capacitance of the peripheral insulating member with the use of the electrostatic capacitance varying mechanism.
  • In accordance with a third aspect of the present invention, there is provided a plasma processing apparatus comprising: an evacuable processing chamber; a main lower electrode for supporting a target substrate in the processing chamber; a peripheral lower electrode extending in a ring shape to surround an outer periphery of the main lower electrode, the peripheral lower electrode being electrically insulated from the main lower electrode; a focus ring attached to cover a top surface of the peripheral lower electrode; an upper electrode disposed above the main lower electrode and the peripheral lower electrode to face thereto; a processing gas supply unit for supplying a processing gas to a processing space formed between the main lower electrode and the upper electrode; a first high frequency power supply unit for applying a first high frequency power having a first frequency to the main lower electrode and the peripheral lower electrode; and a second high frequency power supply unit for applying a second high frequency power having a second frequency lower than the first frequency to the main lower electrode.
  • With such configuration, the second high frequency power having a relatively low frequency is applied to the main lower electrode without being applied to the peripheral lower electrode. Therefore, the ions are attracted from the plasma to the substrate on the main lower electrode and, also, the focus ring on the peripheral lower electrode can be prevented from the ion bombardment. Meanwhile, the first high frequency power having a relatively high frequency is divided and transmitted toward the processing space via the propagation path of the main lower electrode and that of the peripheral lower electrode and, then, the processing gas is plasma-excited above the focus ring as well as above the substrate. Since the plasma is generated above the focus ring as well as above the substrate, the characteristics of the plasma density distribution on the semiconductor wafer W are improved.
  • In accordance with the above-described configuration and operation of the plasma processing apparatus of the present invention, the consumption of the focus ring can be suppressed without substantially affecting the processes.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The objects and features of the present invention will become apparent from the following description of embodiments, given in conjunction with the accompanying drawings.
  • FIG. 1 is a vertical cross sectional view showing a configuration of a plasma etching apparatus in accordance with an embodiment of the present invention.
  • FIG. 2 illustrates a partial enlarged cross sectional view of principal parts (structures in a vicinity of a focus ring) of the embodiment of the present invention.
  • FIG. 3 provides a partial enlarged cross sectional view of modifications of the principal parts of the embodiment of the present invention.
  • FIG. 4 presents a partial enlarged cross sectional view of a configuration of principal parts of a model used for verifying effects of the present invention.
  • FIG. 5 represents a partial enlarged cross sectional view of a configuration of principal parts of an additional model used for verifying the effects of the present invention.
  • FIG. 6 offers a graph showing a relationship between a high frequency power and a heat input to the focus ring that is obtained as a result of the verification.
  • FIG. 7 shows a partial enlarged cross sectional view depicting a configuration of principal parts of an application example in the embodiment of the present invention.
  • FIG. 8 illustrates a partial enlarged cross sectional view describing a configuration of principal parts of another application example in the embodiment of the present invention.
  • FIG. 9A depicts a partial enlarged cross sectional view for explaining effects of the configuration of FIG. 8.
  • FIG. 9B describes a partial enlarged cross sectional view for explaining the effects of the configuration of FIG. 8.
  • FIG. 10 shows a partial enlarged cross sectional view illustrating a configuration of principal parts of an application example in the embodiment of the present invention.
  • FIG. 11 provides a partial enlarged cross sectional view depicting a configuration of principal parts of an application example in the embodiment of the present invention.
  • FIG. 12 offers a partial enlarged cross sectional view describing a configuration of principal parts of an application example in the embodiment of the present invention.
  • FIG. 13 presents a partial enlarged cross sectional view showing a configuration of principal parts of an application example in the embodiment of the present invention.
  • FIG. 14 represents a partial enlarged cross sectional view illustrating a configuration of principal parts of an application example in the embodiment of the present invention.
  • FIG. 15 sets forth a partial enlarged cross sectional view representing a configuration of principal parts of an application example in the embodiment of the present invention.
  • DETAILED DESCRIPTION
  • Hereinafter, embodiments of the present invention will be described with reference to FIGS. 1 to 15 which form a part hereof.
  • FIG. 1 is a vertical cross sectional view showing a configuration of a plasma etching apparatus in accordance with an embodiment of the present invention. This plasma etching apparatus is constructed as a capacitively coupled cathode couple plasma etching apparatus, and includes a cylindrical chamber (processing chamber) 10 made of a metal such as aluminum, stainless steel or the like. The chamber 10 is frame grounded.
  • A circular plate-shaped susceptor 12 serving as a lower electrode for mounting thereon a target substrate, e.g., a semiconductor wafer W, is horizontally arranged in the chamber 10. The susceptor 12 has a main body or a base 12 a made of, e.g., aluminum, and a conductive RF plate 12 b fixed to a bottom surface of the base 12 a.
  • Further, the susceptor 12 is supported by a cylindrical insulating supporting portion 14 extending vertically upward from a bottom of the chamber 10. A ring-shaped exhaust passage 18 is formed between an inner wall of the chamber 10 and a cylindrical conductive supporting portion 16 extending vertically upward from the bottom of the chamber 10 around a cylindrical outer surface of the cylindrical supporting portion 14.
  • Moreover, a gas exhaust port 20 is provided at the end of the exhaust passage 18. A gas exhaust unit 24 is connected to the gas exhaust port 20 via a gas exhaust line 22. The gas exhaust unit 24 has a vacuum pump such as a turbo-molecular pump or the like, so that a processing space in the chamber 10 can be depressurized to a required vacuum level. Attached to a sidewall of the chamber 10 is a gate valve 26 for opening and closing a loading/unloading port of a semiconductor wafer W.
  • A first and a second high frequency power supply 30 and 28 are electrically connected to the susceptor 12 via a matching unit 32 and a power supply rod 34. Here, the first high frequency power supply 30 outputs a first high frequency power having a predetermined frequency, e.g., 40 MHz, for generating a plasma. Meanwhile, the second high frequency power supply 28 outputs a second high frequency power having a predetermined frequency, e.g., 2 MHz, for attracting ions to the semiconductor wafer W on the susceptor 12. The matching unit 32 has therein a first matching device for matching an impedance between the first high frequency power supply 30 and a load (mainly, an electrode, a plasma and a chamber) and a second matching device for matching an impedance between the second high frequency power supply 28 and the load.
  • The susceptor 12 has a diameter a little bit larger than that of the semiconductor wafer W. A main surface, i.e., a top surface, of the susceptor 12 is divided into two regions including a central region, i.e., a wafer mounting portion, having substantially the same shape (circular shape) or substantially the same size as that of the wafer W and a ring-shaped peripheral region extending outward from an outer periphery of the wafer mounting portion. The semiconductor wafer W as an object to be processed is mounted on the wafer mounting portion, and a focus ring 36 having an inner diameter slightly larger than the diameter of the semiconductor wafer W is attached to the ring-shaped peripheral region. Preferably, the focus ring 36 is made of a material, e.g., Si, SiC, C, SiO2 or the like, depending on an etching target material of the semiconductor wafer W, and can have a conventional shape.
  • An electrostatic chuck 38 for attracting and holding the wafer is provided on the wafer mounting portion of the top surface of the susceptor 12. The electrostatic chuck 38 is formed by embedding a sheet-shaped or a mesh-shaped conductor 38 b in a film-shaped or a plate-shaped dielectric member 38 a, and is integratedly secured to or formed with the base 12 a of the susceptor 12. In addition, a DC power supply 40 installed outside the chamber 10 is electrically connected to the conductor 38 b via wiring and a switch 43. The semiconductor wafer W can be attracted and held on the electrostatic chuck 38 by Coulomb force generated by a DC voltage applied from the DC power supply 40.
  • The peripheral region on the top surface of the susceptor 12 is provided with a ring-shaped peripheral dielectric member 42 being in direct contact with a bottom surface of the focus ring 36. The peripheral dielectric member 42 is also integratedly secured to or formed with the base 12 a of the susceptor 12. In the illustrated example, a sheet-shaped or a mesh-shaped conductor 44 is embedded in the peripheral dielectric member 42, and is also electrically connected to the DC power supply 40. By applying the DC voltage from the DC power supply 40 to the conductor 44, the focus ring 36 can be attracted and held on the conductor 44 by Coulomb force. Namely, the peripheral dielectric member 42 and the conductor 44 form a peripheral electrostatic chuck 45 for attracting and holding the focus ring 36.
  • A ring-shaped coolant reservoir 46 extending in, e.g., a circumferential direction, is provided inside the susceptor 12. A coolant, e.g., cooling water, maintained at a predetermined temperature is supplied from a chiller unit (not shown) to the coolant reservoir 46 via lines 48 and 50 so as to be circulated therein. A temperature of the semiconductor wafer W on the electrostatic chuck 38 and that of the focus ring 36 on the peripheral electrostatic chuck 45 can be controlled by the temperature of the coolant. In general, in order to increase the accuracy in controlling the temperatures of the wafer and the focus ring, a thermally conductive gas, e.g., He gas, is supplied from a thermally conductive gas supply unit (not shown) between a main electrostatic chuck 38 and the semiconductor wafer W and between a peripheral electrostatic chuck 45 and the focus ring 36 via a gas supply line 52 and a gas channel 54 in the susceptor 12.
  • A shower head 56 facing the susceptor 12 in parallel is provided at a ceiling portion of the chamber 10, and serves also as an upper electrode of a ground potential. Moreover, the shower head 56 has an electrode plate 58 facing the susceptor 12 and an electrode support 60 for attachably/detachably supporting the electrode plate 58 from its backside (upside). A gas chamber 62 is provided in the electrode support 60, and a plurality of gas discharge openings 61 extending from the gas chamber 62 to the susceptor 12 is formed in the electrode support 60 and the electrode plate 58. A space formed between the electrode plate 58 and the susceptor 12 becomes a plasma generation space or a processing space. A gas supply line 66 from a processing gas supply unit 64 is connected to a gas inlet port 62 a provided at an upper portion of the gas chamber 62. The electrode plate 58 is made of, e.g., Si or SiC, and the electrode support 60 is made of, e.g., alumite treated aluminum.
  • A control unit (not shown) including, e.g., a microcomputer, independently controls each unit in the plasma etching apparatus, such as the gas exhaust unit 24, the high frequency power supplies 28 and 30, the switch 43 of the DC power supply 40, the chiller unit (not shown), the thermally conductive gas supply unit (not shown), the processing gas supply unit 64 and the like, and also controls an entire operation (sequence) of the apparatus.
  • In the plasma processing apparatus, in order to perform the etching, the semiconductor wafer W to be processed is loaded into the chamber 10 while opening the gate valve 26 and then mounted on the electrostatic chuck 38. Next, an etching gas (generally, a gaseous mixture) is introduced into the chamber 10 at a predetermined flow rate and flow rate ratio from the processing gas supply unit 64, and a pressure inside the chamber 10 is set to be at a predetermined level by using the gas exhaust unit 24. Then, the first and the second high frequency power supply 30 and 28 are turned on to thereby output the first high frequency (40 MHz) and the second high frequency (2 MHz) at respective specific power levels. These frequencies are applied to the susceptor 12 via the matching unit 32 and the power supply rod 34.
  • Thereafter, the switch 43 is turned on, and the thermally conductive gas (He gas) is confined by electrostatic attraction force in a contact interface between the main electrostatic chuck 38 and the semiconductor wafer W and that between the peripheral electrostatic chuck 45 and the focus ring 36. The etching gas discharged through the shower head 56 is converted into a plasma between both electrodes 12 and 56 by a high frequency discharge, and the main surface of the semiconductor wafer W is etched by radicals or ions generated in the plasma.
  • In this capacitively coupled plasma etching apparatus, by applying to the susceptor 12 the first high frequency power of a relatively high frequency, e.g., 40 MHz, suitable for plasma generation, a plasma is highly densified in a desirable dissociated state so that a high-density plasma can be generated even at a low pressure. Also, by applying to the susceptor 12 the second high frequency power of a relatively low frequency, e.g., 2 MHz, suitable for ion attraction, it is possible to perform an anisotropic etching having high selectivity to the semiconductor wafer W on the susceptor 12.
  • Hereinafter, configurations and operations of features of the plasma etching apparatus of this embodiment will be described in detail.
  • FIG. 2 provides an enlarged view of structures in the vicinity of the focus ring 36 on the top surface of the susceptor 12. As illustrated in FIG. 2, the dielectric member 42 of the peripheral electrostatic chuck 45 has a much thicker thickness than that of the dielectric member 38 a of the main electrostatic chuck 38. Here, both of the dielectric members 42 and 38 a may be made of different members or a same material, e.g., alumina (Al2O3). In the above example, the top surface of the semiconductor wafer W mounted on the main electrostatic chuck 38 is substantially on a same plane as the top surface of the focus ring 36, so that the peripheral electrostatic chuck 45 is located at a much lower position than the main electrostatic chuck 38. When the main electrostatic chuck 38 is formed by a thermal spraying method, it can be integratedly formed with the peripheral electrostatic chuck 45 or together therewith.
  • Due to the difference in the structure (especially, thickness) of the dielectric members 42 and 38 a, an electrostatic capacitance per unit area provided between the susceptor 12 and the focus ring 36 by the peripheral dielectric member 42 is relatively smaller than that provided between the susceptor 12 and the semiconductor wafer W by the main dielectric member 38 a. Accordingly, an impedance provided by the peripheral dielectric member 42 is higher than an impedance provided by the main dielectric member 38 a with respect to the high frequencies (40 MHz and 2 MHz) supplied from the first and the second high frequency power supply 30 and 28. Especially, it should be noted that a higher impedance is provided by the peripheral dielectric member 42 than by the main dielectric member 38 a with respect to the second high frequency (2 MHz) that is relatively low.
  • While the etching process is performed, the first high frequency (40 MHz) and the second high frequency (2 MHz) supplied from the high frequency power supplies 30 and 28 are supplied to an upper space via the susceptor 12, the electrostatic chucks 38 and 45, the semiconductor wafer W and the focus ring 36 and, then, the etching gas is plasma-excited. Here, the generation of electron-ion pairs (ionization) in the plasma processing space is dominantly affected by the first high frequency (40 MHz), and the formation of an electric field by the attraction of accelerated ions to the susceptor 12 is dominantly affected by the second high frequency (2 MHz).
  • Thus, during the etching process, the plasma is generated above the focus ring 36 as well as above the semiconductor wafer W. Accordingly, the ions are attracted to the focus ring 36 as well as to the semiconductor wafer W.
  • In this plasma etching apparatus, the peripheral dielectric member 42 has a smaller electrostatic capacitance per unit area and a higher impedance than that of the main dielectric member 38 a. Therefore, in the case of the second high frequency (2 MHz) that is relatively low between the two high frequencies, it is relatively difficult to pass through a propagation path of the peripheral dielectric member 42 and the focus ring 36, and is relatively easy to pass through a propagation path of the main dielectric member 38 a and the semiconductor wafer W.
  • As a consequence, the electric field in the ion sheath formed on the focus ring 36 becomes relatively weak, thereby decreasing the energy of ions bombarding the focus ring 36 and suppressing the consumption of the focus ring 36. On the contrary, the electric field formed on the semiconductor wafer W becomes relatively strong, so that the etching rate and the verticality (anisotropy) of the etching process are improved. Further, even in the case of the first high frequency (40 MHz), it is relatively more difficult to pass through the propagation path of the peripheral dielectric member 42 than to pass through the propagation path of the main dielectric member 38 a. However, the impedance of the first frequency (40 MHz) is smaller than that of the second high frequency by a factor of 1/20, so that it is not as difficult as for the first high frequency to pass therethrough in comparison to the case of the second high frequency.
  • By providing a conductor 44 in the peripheral dielectric member 42, the peripheral electrostatic chuck 45 can attract and hold the focus ring 36 by the Coulomb force and, also, thermal coupling between the susceptor 12 cooled by a coolant gas and the focus ring 35 can be increased as much as possible. Besides, there can be employed a configuration illustrated in FIG. 3 in which a thermally conductive sheet 68 made of, e.g., a silicon rubber sheet or the like, is inserted to a contact interface between the peripheral dielectric member 42 and the susceptor 12 and that between the peripheral dielectric member 42 and the focus ring 36 without providing the conductive material 44 in the peripheral dielectric member 42.
  • As set forth above, in the plasma etching apparatus of this embodiment, the heat input to the focus ring 36 can become smaller as a thickness of the peripheral dielectric member 42 becomes thicker and an electrostatic capacitance between the susceptor 12 and the focus ring 36 becomes smaller.
  • FIGS. 4 to 6 present examples for verifying the effects of the present invention in the case of varying the electrostatic capacitance between the susceptor 12 and the focus ring 36. These examples represent two cases in which the focus ring 36 is installed above the susceptor 12 with a distance of about 0.8 mm therebetween as shown in FIG. 4 and in which the focus ring 36 is tightly adhered to the susceptor 12 (gap=0 mm) as shown in FIG. 5. In each of the above two cases, there is measured a relationship between the heat input to the focus ring 36 and the power of the second high frequency (2 MHz) which dominantly affects the attraction of ions. The measurement results are shown in FIG. 6. Here, the heat input to the focus ring 36 is obtained from the temperature increasing rate, and is in proportion to the sputtering energy or the sputtering amount. Moreover, a thickness of the main electrostatic chuck 38 is about 0.6 mm.
  • Referring to the measured data shown in FIG. 6, it is clear that when the focus ring 36 is lifted by about 0.8 mm (FIG. 4), the heat input to the focus ring 36 is reduced to about ⅔ of that measured when the focus ring 36 is not lifted at all (FIG. 5). Thus, it is estimated that the sputtering amount in the focus ring 36 is reduced to about ⅔ and, further, it is expected that the life span of the focus ring 36 is extended about 1.5 times.
  • In the example of FIG. 4, in order to support the lifted focus ring 36, spacers made of glass (not shown) which have a height of about 0.8 mm are inserted between the focus ring 36 and the susceptor 12, the spacers being spaced from each other at predetermined intervals (e.g., 120° C.) in a circumferential direction.
  • Meanwhile, in the example of FIG. 4, a gap space 70 formed between the focus ring 36 and the susceptor 12 is in vacuum of a dielectric constant of 1. If the gap space 70 is filled with the peripheral dielectric member 42, e.g., wherein a dielectric constant of the peripheral dielectric member 42 is 9 (alumina), then the electrostatic capacitance equivalent to that of the gap space 70 can be obtained by choosing a thickness of the peripheral dielectric member 42 to be 7.2 mm (0.8 mm×9). Namely, in case the main electrostatic chuck 38 and the peripheral dielectric member 42 are made of a same alumina material, by making the thickness of the peripheral dielectric member 42 12 times thicker than that of the main electrostatic chuck 38 (7.2 mm/0.6 mm), the electrostatic capacitance equivalent to that of the example shown in FIG. 4 can be obtained.
  • The life span of the focus ring 36 can be greatly extended by making the thickness of the peripheral dielectric member 42 as thick as possible, preferably at least 10 times thicker than that of the main electrostatic chuck 38. However, if the thickness of the peripheral dielectric member 42 increases excessively, it is difficult for the first high frequency (40 MHz) to pass therethrough. Accordingly, the generation of the plasma in the space above the focus ring 36 becomes weakened and, further, the plasma density distribution on the semiconductor wafer W is adversely affected. Thus, the thickness of the peripheral dielectric member 42 should not be increased indefinitely, and is preferably set to be no more than 20 times that of the main electrostatic chuck 38.
  • Hereinafter, application examples of the plasma etching apparatus in accordance with the embodiment of the present invention will be described with reference to FIGS. 7 to 13.
  • In the application example of FIG. 7, the focus ring 36 is divided in a radial direction into two pieces, i.e., an inner focus ring 36A and an outer focus ring 36B. To be more specific, the inner focus ring 36A is positioned near an outer edge of the main electrostatic chuck 38, and the outer focus ring 36B is positioned near an outer peripheral surface of the inner focus ring 36A. Further, the inner focus ring 36A is disposed so that the gap 70 formed between the outer edge of the semiconductor wafer W held on the main electrostatic chuck 38 and an inner peripheral surface of the outer focus ring 36B can be positioned on the inner focus ring 36A. Moreover, a gap 74 between the inner focus ring 36A and the outer focus ring 36B has a labyrinthian structure.
  • In general, the focus ring is consumed from the top, and especially an inner peripheral portion thereof adjacent to the outer edge of the target substrate is consumed first due to the strong ion sputtering. In the two-piece structure of FIG. 7, the inner focus ring 36A is consumed faster than the outer focus ring 36B. Here, the focus rings 36A and 36B are individual members and thus can be separately exchanged. When the life span of the inner focus ring 36A reaches its limit, only the inner focus ring 36A is exchanged with a new one, and the outer focus ring 36B can be used continuously.
  • Further, even if the ions are applied to the gap 74 formed between the inner focus ring 36A and the outer focus ring 36B, the ions bombard only the wall of the labyrinth, so that the ions do not reach the peripheral electrostatic chuck 45 or the peripheral dielectric member 42.
  • Moreover, in the peripheral electrostatic chuck 45, since the outer focus ring 36B presses downward the inner focus ring 36A through the contact surfaces of the labyrinthian structure, the conductor 44 may be provided only in the area to be positioned directly under the outer focus ring 36B.
  • In the application example of FIG. 8, the focus ring 36 can be separated upward from the susceptor 12 and, also, a height position thereof can be variably adjusted. A through hole 72 perpendicular to the susceptor 12 is formed directly under the focus ring 36. A leading end of a supporting rod 75 movable through the through hole 72 is coupled to a bottom surface of the focus ring 36. A base end of the supporting rod 75 is coupled to or supported by an actuator 76 installed outside the chamber 10. The height position of the focus ring 36 can be adjusted at will by a vertical movement of the supporting rod 75 by the actuator 76. The through hole 72 is provided with a seal member 78 such as an O-ring or the like. In the aforementioned example, the focus ring 36 is divided into two pieces, i.e., the inner focus ring 36A and the outer focus ring 36B, and the height position of the outer focus ring 36B is variable.
  • The through hole 72, the supporting rod 75 and the actuator 76 are provided at a plurality of locations (e.g., three locations) while being spaced from each other at predetermined intervals in a circumferential direction.
  • In the above configuration, a vacuum gap 80 formed between the focus ring 36B and the susceptor 12 serves as an insulating portion for providing an electrostatic capacitance. Although a gap width (thickness) of the vacuum gap 80 is small, the electrostatic capacitance can be greatly reduced because of a very small dielectric constant of the vacuum gap 80.
  • Further, by positioning the top surface of the focus ring 36B slightly higher than the main surface (top surface) of the semiconductor wafer W attracted and held on the main electrostatic chuck 38, a sheath-bulk plasma interface 82 of an ion sheath formed along the semiconductor wafer W and the focus ring 36A and 36B can be formed as a horizontal surface having no stepped portion, as shown in FIG. 9A. Accordingly, a direction of an electric field vector in the ion sheath, i.e., an ion attracting direction, can be perpendicular to the semiconductor wafer W and the focus ring 36B. When the ions are attracted in the perpendicular direction near a boundary between the semiconductor W and the focus ring 36B, it is possible to realize the verticality of the etching process in a vicinity of the edge portion of the semiconductor wafer W, and also possible to effectively suppress the effects of ion bombardment on the main surface of the wafer.
  • Meanwhile, if the top surface of the semiconductor wafer W and the top surface of the focus ring 36B have the same height (being on the same plane) as shown in FIG. 9B, a stepped portion or an inclination is formed on the sheath-bulk plasma interface 82 above the boundary between the semiconductor wafer W and the focus ring 36B. As a result, the number of ions slantingly bombarding the vicinity of the edge portion of the semiconductor wafer W increases.
  • The ion sheath formed directly above the focus ring 36B is thinner than that formed directly above the semiconductor wafer W. This is because the propagation of the high frequency is suppressed in the focus ring 36B side in the present invention and, thus, the electron current is reduced.
  • In the application example of FIG. 10, the peripheral dielectric member 42 provided between the focus ring 36 and the susceptor 12 is formed as a hollow ring, and stores therein dielectric liquid Q of a high dielectric constant, such as Galden, Fluorinert or the like whose volume can be varied. More specifically, in order to vary the volume of the liquid Q in the peripheral dielectric member 42, the dielectric liquid Q is stored and preserved in a tank 84 installed outside the chamber 10, and the tank 84 and the hollow ring-shaped peripheral dielectric member 42 are connected through a communication pipe 86 and a band pipe 88. Since the liquid Q in the tank 84 flows to the hollow ring-shaped dielectric member 42 via the communication pipe 86, the height of a liquid surface in the tank 84 is directly related with that in the hollow ring-shaped peripheral dielectric member 42. Therefore, by adjusting the height position of the tank 84, it is possible to vary the height of the liquid surface in the hollow ring-shaped peripheral dielectric member 42 and further the volume of the conductive liquid Q.
  • Moreover, by varying the volume of the liquid Q in the peripheral dielectric member 42, the electrostatic capacitance of the entire peripheral dielectric member 42 can be varied. A conductor used as an electrostatic chuck (not shown) may be provided, e.g., on an inner upper wall of the peripheral dielectric member 42.
  • In the application example of FIG. 11, a mechanism for varying an electrostatic capacitance hardwarely or mechanically is provided between the focus ring 36 and the susceptor 12. To be more specific, a ring-shaped recess 90 is formed in an outer peripheral portion on the main surface of the susceptor 12 and, also, a ring-shaped conductor 94 is disposed above the recess 90 separated from susceptor 12 with a gap 92. Further, the peripheral dielectric member 42 and the focus ring 36 are deposited on the conductor 94 in that order.
  • Moreover, a ring-shaped or a circular arc-shaped variable capacity coupling member 96 is provided at an outer side (in a radial direction) of the ring-shaped recess 90 and the ring-shaped conductor 94 so that it can be vertically shifted. By adjusting the height position of the variable capacity coupling member 96, it is possible to vary a facing area between the variable capacity coupling member 96 and the ring-shaped conductor 94, and further to vary the electrostatic capacitance between the recess 90 of the susceptor 12 and the focus ring 36.
  • Although it is not illustrated, there can be employed a configuration that a conventional variable capacitor is electrically connected between the susceptor 12 and the focus ring 36, instead of providing the electrostatic capacitance varying mechanism using the dielectric liquid Q whose volume can be varied or the hardwarely variable capacity coupling member 96.
  • By varying the electrostatic capacitance between the focus ring 36 and the susceptor 12 by using the above electrostatic capacitance varying mechanism or the variable capacitor, it is possible to control the ion sheath distribution or the plasma density distribution on the semiconductor wafer W and the focus ring 36 at will.
  • FIGS. 12 and 13 present application examples related to the susceptor structure. In these application examples, the susceptor 12 is divided into two pieces, i.e., a circular plate-shaped main susceptor 12A having substantially the same diameter as that of the main electrostatic chuck 38 and a peripheral susceptor 12B extending in a ring shape to surround an outer periphery of the main susceptor 12A while being electrically insulated from the main susceptor 12A.
  • FIG. 12 shows a configuration that the peripheral susceptor 12B, the peripheral dielectric member 42, the peripheral electrostatic chuck 45 and the focus ring 36 are stacked on top of one another on an RF plate 12 b in that order.
  • FIG. 13 depicts a configuration in which a ring-shaped peripheral dielectric member 100 is inserted between the RF plate 12 b and the peripheral susceptor 12B. In this case, the electrostatic capacitance of the lower peripheral dielectric member 100 is electrically connected in series with that of the upper peripheral dielectric member 42 and the combined capacitance of the series capacitor circuit becomes the entire electrostatic capacitance.
  • The susceptor structure shown in FIG. 12 or 13 can also be used in the application examples of FIGS. 14 and 15. In these application examples, the first high frequency (40 MHz) that is relatively high is applied to the main susceptor 12A and the peripheral susceptor 12B, and the second high frequency (2 MHz) that is relatively low is applied only to the main susceptor 12A. To be more specific, in the configuration of FIG. 14, an output of the first high frequency power supply 30 is applied to the main susceptor 12A via the matching unit 32 and also to the peripheral susceptor 12B via a matching unit 102. Here, the matching unit 102 controls an impedance of the first high frequency power supply 30 and that of the load side (the peripheral susceptor 12B, the peripheral electrostatic chuck 45, the focus ring 36, the plasma, the chamber 10 and the like).
  • Moreover, in the configuration of FIG. 15, an output terminal of the matching unit 32 is electrically connected to the main susceptor 12A and also to the peripheral susceptor 12B via a filter 104. Preferably, the filter 104 is a band pass filter or a high pass filter for passing the first high frequency (40 MHz) while blocking the second high frequency (2 MHz). A thickness of the peripheral dielectric member 42 need not be so thick and may be as small as that of the dielectric member 38 a of the main electrostatic chuck 38.
  • In the configuration that the second high frequency (2 MHz) is applied only to the main susceptor 12A without being applied to the peripheral susceptor 12B, a strong electric field for attracting ions can be formed only on the main susceptor 12A, but substantially not on the peripheral susceptor 12B. Therefore, the anisotropic etching can be performed on the semiconductor wafer W by attracting ions from the plasma, and the ion bombardment on the focus ring 36 can be greatly suppressed or reduced.
  • Meanwhile, the first high frequency (40 MHz) is divided and transmitted toward the processing space via a path of the main susceptor 12A side and that of the peripheral susceptor 12B side and, then, the etching gas is plasma-excited above the focus ring 36 as well as above the semiconductor wafer W. Since the plasma is generated above the focus ring 36 as well as above the semiconductor wafer W, the characteristics of the plasma density distribution on the semiconductor wafer W can be improved.
  • While the invention has been shown and described with respect to the embodiments, it will be understood by those skilled in the art that various changes and modifications may be made without departing from the scope of the invention.
  • For example, the plasma etching apparatus of the aforementioned embodiment employs a lower side dual frequency application type in which the first high frequency (40 MHz) and the second high frequency (2 MHz) are applied to the susceptor 12. The respective frequencies of the first and the second high frequency power used in the above embodiment are only examples, and a frequency can be selected at will depending on processes. In general, the frequency of the first high frequency power for contributing to plasma generation is greater than or equal to 13.56 MHz, and that of the second high frequency power for contributing to attract ions to the substrate or the upper electrode is smaller than or equal to 13.56 MHz. Besides, the present invention is not limited to the lower side dual frequency application type, and can also be applied to a lower side single frequency application type in which a single appropriate frequency is applied to the susceptor 12, an upper/lower side dual frequency application type in which two different frequencies are applied to the susceptor 12 and the upper electrode 56, respectively, or the like.
  • Further, the present invention is not limited to the plasma etching, and can also be applied to other plasma processing, e.g., plasma CVD, plasma oxidation, plasma nitrification, sputtering or the like. Moreover, the target substrate of the present invention is not limited to the semiconductor wafer, and can be selected from various substrates for flat panel displays, a photomask, a CD substrate, a printed circuit board and the like.

Claims (20)

What is claimed is:
1. A plasma etching apparatus comprising:
a chamber;
a susceptor in the chamber;
an electrostatic chuck provided on the susceptor;
a high frequency power supply for supplying a high frequency power for generating a plasma in the chamber;
a gas inlet port provided in the chamber and configured to supply an etching gas; and
a ring disposed in an outer periphery of a substrate supported by the electrostatic chuck that is positioned over the susceptor, an inner diameter of the ring being larger than an outer diameter of the substrate, wherein:
the ring is separately positioned at a separation distance over the susceptor,
the substrate is etched by using the plasma generated by the high frequency power that is supplied by the high frequency power supply, and
the separation distance between the ring and the susceptor is adjustable when the substrate is etched.
2. The plasma etching apparatus of claim 1, wherein the separation distance is adjusted to maintain verticality of an etching process in a vicinity of an edge of the substrate.
3. The plasma etching apparatus of claim 1, wherein the separation distance is controlled such that an inner peripheral surface of the ring is positioned to face a side of the outer periphery of the substrate.
4. The plasma etching apparatus of claim 1, further comprising a supporting rod that is driven by an actuator for adjusting the separation distance between the ring and the susceptor and is inserted through a through hole formed in the susceptor.
5. The plasma etching apparatus of claim 4, wherein the through hole is provided with a seal member.
6. The plasma etching apparatus of claim 1, further comprising an inner ring disposed in an inner side of the ring, wherein:
an inner diameter of the inner ring is smaller than the outer diameter of the substrate, and is smaller than the inner diameter of the ring, and
an outer diameter of the inner ring is larger than the outer diameter of the substrate, and is smaller than an outer diameter of the ring.
7. The plasma etching apparatus of claim 6, wherein:
an inner peripheral portion of the inner ring is positioned under the substrate and overlaps an outer peripheral portion of the substrate in a top view, and
an outer peripheral portion of the inner ring is positioned under the ring and overlaps at least an inner peripheral portion of the ring.
8. The plasma etching apparatus of claim 7, wherein a lower surface of the ring and an upper surface of the inner ring are separated from each other.
9. The plasma etching apparatus of claim 1, wherein the high frequency power supply is coupled to the susceptor.
10. The plasma etching apparatus of claim 1, further comprising a cylindrical insulating supporting portion surrounding an outer periphery of the susceptor.
11. The plasma etching apparatus of claim 8, wherein the susceptor comprises an inner peripheral portion and an outer peripheral portion, a top surface of the inner peripheral portion being positioned over a top surface of the outer peripheral portion.
12. The plasma etching apparatus of claim 11, wherein the inner ring is positioned between the outer peripheral portion of the susceptor and the substrate.
13. The plasma etching apparatus of claim 12, wherein:
the electrostatic chuck is positioned over the inner peripheral portion of the susceptor, and
the inner peripheral portion of the inner ring is adjacent to the electrostatic chuck and the inner periphery portion of the susceptor.
14. The plasma etching apparatus of claim 13, wherein the ring is positioned over the outer peripheral portion of the susceptor and the outer peripheral portion of the inner ring.
15. A plasma etching apparatus comprising:
a chamber;
a susceptor in the chamber;
an electrostatic chuck provided on the susceptor;
a high frequency power supply for supplying a high frequency power for generating a plasma in the chamber;
a gas inlet port provided in the chamber and configured to supply an etching gas; and
a ring disposed in an outer periphery of a substrate supported by the electrostatic chuck that is positioned over the susceptor, an inner diameter of the ring being larger than an outer diameter of the substrate, wherein:
the ring is separately positioned at a separation distance over the susceptor,
the substrate is etched by using the plasma generated by the high frequency power that is supplied by the high frequency power supply, and
the ring is positioned by adjusting the separation distance such that a top surface of the ring is level with a top surface of the substrate.
16. The plasma etching apparatus of claim 15, further comprising a supporting rod that is driven by an actuator for adjusting the separation distance between the ring and the susceptor and is inserted through a through hole formed in the susceptor.
17. The plasma etching apparatus of claim 15, further comprising an inner ring disposed in an inner side of the ring, wherein:
an inner diameter of the inner ring is smaller than the outer diameter of the substrate, and is smaller than the inner diameter of the ring,
an outer diameter of the inner ring is larger than the outer diameter of the substrate, and is smaller than an outer diameter of the ring,
an inner peripheral portion of the inner ring is positioned under the substrate and overlaps an outer peripheral portion of the substrate in a top view, and
an outer peripheral portion of the inner ring is positioned under the ring and overlaps at least an inner peripheral portion of the ring.
18. A plasma etching apparatus comprising:
a chamber;
a susceptor in the chamber;
an electrostatic chuck provided on the susceptor;
a high frequency power supply for supplying a high frequency power for generating a plasma in the chamber;
a gas inlet port provided in the chamber and configured to supply an etching gas; and
a ring disposed in an outer periphery of a substrate supported by the electrostatic chuck that is positioned over the susceptor, an inner diameter of the ring being larger than an outer diameter of the substrate, wherein:
the ring is separately positioned at a separation distance over the susceptor,
the substrate is etched by using the plasma generated by the high frequency power that is supplied by the high frequency power supply, and
the ring is positioned by adjusting the separation distance such that a top surface of the ring is arranged over a top surface of the substrate.
19. The plasma etching apparatus of claim 18, further comprising a supporting rod that is driven by an actuator for adjusting the separation distance between the ring and the susceptor and is inserted through a through hole formed in the susceptor.
20. The plasma etching apparatus of claim 18, further comprising an inner ring disposed in an inner side of the ring, wherein:
an inner diameter of the inner ring is smaller than the outer diameter of the substrate, and is smaller than the inner diameter of the ring,
an outer diameter of the inner ring is larger than the outer diameter of the substrate, and is smaller than an outer diameter of the ring,
an inner peripheral portion of the inner ring is positioned under the substrate and overlaps an outer peripheral portion of the substrate in a top view, and
an outer peripheral portion of the inner ring is positioned under the ring and overlaps at least an inner peripheral portion of the ring.
US17/067,912 2007-03-28 2020-10-12 Plasma processing apparatus Abandoned US20210027980A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US17/067,912 US20210027980A1 (en) 2007-03-28 2020-10-12 Plasma processing apparatus

Applications Claiming Priority (7)

Application Number Priority Date Filing Date Title
JP2007084706A JP5317424B2 (en) 2007-03-28 2007-03-28 Plasma processing equipment
JP2007-084706 2007-03-28
US91294907P 2007-04-20 2007-04-20
US12/056,665 US8298371B2 (en) 2007-03-28 2008-03-27 Plasma processing apparatus
US13/618,587 US20130008609A1 (en) 2007-03-28 2012-09-14 Plasma processing apparatus
US15/258,481 US10847341B2 (en) 2007-03-28 2016-09-07 Plasma processing apparatus
US17/067,912 US20210027980A1 (en) 2007-03-28 2020-10-12 Plasma processing apparatus

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US15/258,481 Continuation US10847341B2 (en) 2007-03-28 2016-09-07 Plasma processing apparatus

Publications (1)

Publication Number Publication Date
US20210027980A1 true US20210027980A1 (en) 2021-01-28

Family

ID=39792243

Family Applications (5)

Application Number Title Priority Date Filing Date
US12/056,665 Active 2031-05-14 US8298371B2 (en) 2007-03-28 2008-03-27 Plasma processing apparatus
US13/618,587 Abandoned US20130008609A1 (en) 2007-03-28 2012-09-14 Plasma processing apparatus
US15/258,481 Active 2028-10-07 US10847341B2 (en) 2007-03-28 2016-09-07 Plasma processing apparatus
US16/004,898 Active 2028-05-14 US10804072B2 (en) 2007-03-28 2018-06-11 Plasma processing apparatus
US17/067,912 Abandoned US20210027980A1 (en) 2007-03-28 2020-10-12 Plasma processing apparatus

Family Applications Before (4)

Application Number Title Priority Date Filing Date
US12/056,665 Active 2031-05-14 US8298371B2 (en) 2007-03-28 2008-03-27 Plasma processing apparatus
US13/618,587 Abandoned US20130008609A1 (en) 2007-03-28 2012-09-14 Plasma processing apparatus
US15/258,481 Active 2028-10-07 US10847341B2 (en) 2007-03-28 2016-09-07 Plasma processing apparatus
US16/004,898 Active 2028-05-14 US10804072B2 (en) 2007-03-28 2018-06-11 Plasma processing apparatus

Country Status (2)

Country Link
US (5) US8298371B2 (en)
JP (1) JP5317424B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20230143049A1 (en) * 2021-11-10 2023-05-11 Samsung Electronics Co., Ltd. Substrate processing apparatus and method of manufacturing semiconductor device using the same

Families Citing this family (123)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101141488B1 (en) * 2003-03-21 2012-05-03 도쿄엘렉트론가부시키가이샤 Method and apparatus for reducing substrate backside deposition during processing
US8563619B2 (en) * 2007-06-28 2013-10-22 Lam Research Corporation Methods and arrangements for plasma processing system with tunable capacitance
JP5657262B2 (en) 2009-03-27 2015-01-21 東京エレクトロン株式会社 Plasma processing equipment
JP5601794B2 (en) * 2009-05-29 2014-10-08 株式会社東芝 Plasma etching equipment
JP5227264B2 (en) * 2009-06-02 2013-07-03 東京エレクトロン株式会社 Plasma processing apparatus, plasma processing method, program
KR102285582B1 (en) * 2009-08-31 2021-08-03 램 리써치 코포레이션 Radio frequency (rf) ground return arrangements
JP5496630B2 (en) * 2009-12-10 2014-05-21 東京エレクトロン株式会社 Electrostatic chuck device
JP5584517B2 (en) * 2010-05-12 2014-09-03 東京エレクトロン株式会社 Plasma processing apparatus and semiconductor device manufacturing method
JP5654297B2 (en) * 2010-09-14 2015-01-14 東京エレクトロン株式会社 Plasma processing apparatus and plasma processing method
JP5503503B2 (en) * 2010-11-09 2014-05-28 東京エレクトロン株式会社 Plasma processing equipment
JP5719599B2 (en) * 2011-01-07 2015-05-20 東京エレクトロン株式会社 Substrate processing equipment
US10225919B2 (en) * 2011-06-30 2019-03-05 Aes Global Holdings, Pte. Ltd Projected plasma source
JP2013033940A (en) * 2011-07-07 2013-02-14 Tokyo Electron Ltd Plasma processing apparatus
JP5982206B2 (en) * 2012-07-17 2016-08-31 東京エレクトロン株式会社 Lower electrode and plasma processing apparatus
US20140034242A1 (en) * 2012-07-31 2014-02-06 Lam Research Corporation Edge ring assembly for plasma processing chamber and method of manufacture thereof
US9132436B2 (en) 2012-09-21 2015-09-15 Applied Materials, Inc. Chemical control features in wafer process equipment
CN103928283B (en) * 2013-01-10 2016-06-15 中微半导体设备(上海)有限公司 The method of the radio-frequency pulse power match of a kind of application of vacuum chamber and device thereof
JP6069654B2 (en) * 2013-03-29 2017-02-01 Sppテクノロジーズ株式会社 Plasma processing stage for substrate to be processed and plasma processing apparatus using the same
WO2015095147A1 (en) * 2013-12-17 2015-06-25 Tokyo Electron Limited System and method for controlling plasma density
WO2015099892A1 (en) * 2013-12-23 2015-07-02 Applied Materials, Inc. Extreme edge and skew control in icp plasma reactor
JP2015162266A (en) * 2014-02-26 2015-09-07 株式会社日立ハイテクノロジーズ plasma processing apparatus
JP6442296B2 (en) * 2014-06-24 2018-12-19 東京エレクトロン株式会社 Mounting table and plasma processing apparatus
KR20160015510A (en) * 2014-07-30 2016-02-15 삼성전자주식회사 Electrostatic chuck assemblies, semiconducotor fabricating apparatus having the same, and plasma treatment methods using the same
JP6383647B2 (en) * 2014-11-19 2018-08-29 東京エレクトロン株式会社 Measuring system and measuring method
CN105810546B (en) * 2014-12-30 2017-10-13 中微半导体设备(上海)有限公司 A kind of plasma processor of dielectric parameter continuously adjustabe
US10658222B2 (en) * 2015-01-16 2020-05-19 Lam Research Corporation Moveable edge coupling ring for edge process control during semiconductor wafer processing
US11605546B2 (en) * 2015-01-16 2023-03-14 Lam Research Corporation Moveable edge coupling ring for edge process control during semiconductor wafer processing
US10755902B2 (en) * 2015-05-27 2020-08-25 Tokyo Electron Limited Plasma processing apparatus and focus ring
US10163610B2 (en) * 2015-07-13 2018-12-25 Lam Research Corporation Extreme edge sheath and wafer profile tuning through edge-localized ion trajectory control and plasma operation
US10957561B2 (en) 2015-07-30 2021-03-23 Lam Research Corporation Gas delivery system
US9741593B2 (en) 2015-08-06 2017-08-22 Applied Materials, Inc. Thermal management systems and methods for wafer processing systems
US10504700B2 (en) 2015-08-27 2019-12-10 Applied Materials, Inc. Plasma etching systems and methods with secondary plasma injection
KR101729124B1 (en) * 2015-10-16 2017-04-24 세메스 주식회사 Apparatus and method for treating a substrate with support unit
US10825659B2 (en) 2016-01-07 2020-11-03 Lam Research Corporation Substrate processing chamber including multiple gas injection points and dual injector
JP2017126727A (en) * 2016-01-15 2017-07-20 東京エレクトロン株式会社 Structure of mounting table and semiconductor processing device
JP6888007B2 (en) * 2016-01-26 2021-06-16 アプライド マテリアルズ インコーポレイテッドApplied Materials,Incorporated Wafer edge ring lifting solution
WO2017131927A1 (en) 2016-01-26 2017-08-03 Applied Materials, Inc. Wafer edge ring lifting solution
US10699878B2 (en) 2016-02-12 2020-06-30 Lam Research Corporation Chamber member of a plasma source and pedestal with radially outward positioned lift pins for translation of a substrate c-ring
US10651015B2 (en) 2016-02-12 2020-05-12 Lam Research Corporation Variable depth edge ring for etch uniformity control
US10438833B2 (en) 2016-02-16 2019-10-08 Lam Research Corporation Wafer lift ring system for wafer transfer
US11011353B2 (en) 2016-03-29 2021-05-18 Lam Research Corporation Systems and methods for performing edge ring characterization
US10312121B2 (en) 2016-03-29 2019-06-04 Lam Research Corporation Systems and methods for aligning measurement device in substrate processing systems
US10504754B2 (en) 2016-05-19 2019-12-10 Applied Materials, Inc. Systems and methods for improved semiconductor etching and component protection
US9852889B1 (en) * 2016-06-22 2017-12-26 Lam Research Corporation Systems and methods for controlling directionality of ions in an edge region by using an electrode within a coupling ring
US9865484B1 (en) 2016-06-29 2018-01-09 Applied Materials, Inc. Selective etch using material modification and RF pulsing
JP2018006299A (en) * 2016-07-08 2018-01-11 東芝メモリ株式会社 Processing object susceptor for plasma processing apparatus, plasma processing apparatus and plasma processing method
US10410832B2 (en) 2016-08-19 2019-09-10 Lam Research Corporation Control of on-wafer CD uniformity with movable edge ring and gas injection adjustment
US9911636B1 (en) 2016-09-30 2018-03-06 Axcelis Technologies, Inc. Multiple diameter in-vacuum wafer handling
US10186446B2 (en) * 2016-09-30 2019-01-22 Axcelis Technology, Inc. Adjustable circumference electrostatic clamp
US9947517B1 (en) 2016-12-16 2018-04-17 Applied Materials, Inc. Adjustable extended electrode for edge uniformity control
US10655224B2 (en) * 2016-12-20 2020-05-19 Lam Research Corporation Conical wafer centering and holding device for semiconductor processing
US10553404B2 (en) 2017-02-01 2020-02-04 Applied Materials, Inc. Adjustable extended electrode for edge uniformity control
US10431429B2 (en) * 2017-02-03 2019-10-01 Applied Materials, Inc. Systems and methods for radial and azimuthal control of plasma uniformity
JP6805032B2 (en) * 2017-03-09 2020-12-23 日本特殊陶業株式会社 Manufacturing method of holding device
JP7055039B2 (en) * 2017-03-22 2022-04-15 東京エレクトロン株式会社 Board processing equipment
US11404249B2 (en) 2017-03-22 2022-08-02 Tokyo Electron Limited Substrate processing apparatus
US11251026B2 (en) * 2017-03-31 2022-02-15 Mattson Technology, Inc. Material deposition prevention on a workpiece in a process chamber
US11276559B2 (en) 2017-05-17 2022-03-15 Applied Materials, Inc. Semiconductor processing chamber for multiple precursor flow
US11276590B2 (en) 2017-05-17 2022-03-15 Applied Materials, Inc. Multi-zone semiconductor substrate supports
CN109216144B (en) 2017-07-03 2021-08-06 中微半导体设备(上海)股份有限公司 Plasma reactor with low-frequency radio frequency power distribution adjusting function
JP6865128B2 (en) * 2017-07-19 2021-04-28 東京エレクトロン株式会社 Plasma processing equipment
JP6974088B2 (en) 2017-09-15 2021-12-01 東京エレクトロン株式会社 Plasma processing equipment and plasma processing method
US11075105B2 (en) 2017-09-21 2021-07-27 Applied Materials, Inc. In-situ apparatus for semiconductor process module
KR102063108B1 (en) * 2017-10-30 2020-01-08 세메스 주식회사 Apparatus and method for treating substrate
WO2019103722A1 (en) * 2017-11-21 2019-05-31 Lam Research Corporation Bottom and middle edge rings
WO2019112903A1 (en) * 2017-12-05 2019-06-13 Lam Research Corporation System and method for edge ring wear compensation
JP7033907B2 (en) * 2017-12-21 2022-03-11 東京エレクトロン株式会社 Plasma etching equipment and plasma etching method
US11043400B2 (en) 2017-12-21 2021-06-22 Applied Materials, Inc. Movable and removable process kit
US11328909B2 (en) 2017-12-22 2022-05-10 Applied Materials, Inc. Chamber conditioning and removal processes
CN109994355B (en) * 2017-12-29 2021-11-02 中微半导体设备(上海)股份有限公司 Plasma reactor with low-frequency radio frequency power distribution adjusting function
JP7061918B2 (en) * 2018-04-23 2022-05-02 東京エレクトロン株式会社 Plasma etching method and plasma processing equipment
JP6995008B2 (en) 2018-04-27 2022-01-14 東京エレクトロン株式会社 Board processing equipment
US11164759B2 (en) 2018-05-10 2021-11-02 Micron Technology, Inc. Tools and systems for processing one or more semiconductor devices, and related methods
JP7122864B2 (en) * 2018-05-14 2022-08-22 東京エレクトロン株式会社 CLEANING METHOD AND SUBSTRATE PROCESSING APPARATUS
JP7170422B2 (en) 2018-05-15 2022-11-14 東京エレクトロン株式会社 processing equipment
US10790123B2 (en) 2018-05-28 2020-09-29 Applied Materials, Inc. Process kit with adjustable tuning ring for edge uniformity control
JP7045931B2 (en) * 2018-05-30 2022-04-01 東京エレクトロン株式会社 Plasma processing equipment and plasma processing method
US11935773B2 (en) 2018-06-14 2024-03-19 Applied Materials, Inc. Calibration jig and calibration method
JP2019220497A (en) * 2018-06-15 2019-12-26 東京エレクトロン株式会社 Mounting table and plasma processing device
JP2020017700A (en) 2018-07-27 2020-01-30 東京エレクトロン株式会社 Substrate processing apparatus and substrate processing control method
JP7115942B2 (en) 2018-09-06 2022-08-09 東京エレクトロン株式会社 PLACE, SUBSTRATE PROCESSING APPARATUS, EDGE RING AND TRANSFER METHOD OF EDGE RING
JP7228989B2 (en) 2018-11-05 2023-02-27 東京エレクトロン株式会社 PLACE, EDGE RING POSITIONING METHOD, AND SUBSTRATE PROCESSING APPARATUS
JP7175160B2 (en) * 2018-11-05 2022-11-18 東京エレクトロン株式会社 Substrate processing equipment
JP7145042B2 (en) * 2018-11-08 2022-09-30 東京エレクトロン株式会社 Substrate support and plasma processing equipment
US11289310B2 (en) 2018-11-21 2022-03-29 Applied Materials, Inc. Circuits for edge ring control in shaped DC pulsed plasma process device
US11437242B2 (en) 2018-11-27 2022-09-06 Applied Materials, Inc. Selective removal of silicon-containing materials
JP7110076B2 (en) 2018-11-29 2022-08-01 東京エレクトロン株式会社 SUBSTRATE PROCESSING APPARATUS AND SUBSTRATE PROCESSING METHOD
JP7138550B2 (en) 2018-11-29 2022-09-16 東京エレクトロン株式会社 Substrate processing equipment
US11488808B2 (en) * 2018-11-30 2022-11-01 Tokyo Electron Limited Plasma processing apparatus, calculation method, and calculation program
JP7023826B2 (en) * 2018-12-07 2022-02-22 株式会社ニューフレアテクノロジー Continuous film formation method, continuous film formation equipment, susceptor unit, and spacer set used for susceptor unit.
US10903050B2 (en) * 2018-12-10 2021-01-26 Lam Research Corporation Endpoint sensor based control including adjustment of an edge ring parameter for each substrate processed to maintain etch rate uniformity
US11875970B2 (en) * 2018-12-17 2024-01-16 Advanced Micro-Fabrication Equipment Inc. China Radio frequency electrode assembly for plasma processing apparatus, and plasma processing apparatus
CN111326390B (en) * 2018-12-17 2023-09-12 中微半导体设备(上海)股份有限公司 Radio frequency electrode assembly and plasma processing apparatus
JP7174687B2 (en) * 2019-11-29 2022-11-17 東京エレクトロン株式会社 Plasma processing apparatus and etching method
US11361947B2 (en) * 2019-01-09 2022-06-14 Tokyo Electron Limited Apparatus for plasma processing and method of etching
JP7406965B2 (en) * 2019-01-09 2023-12-28 東京エレクトロン株式会社 plasma processing equipment
US10784089B2 (en) 2019-02-01 2020-09-22 Applied Materials, Inc. Temperature and bias control of edge ring
JP7101628B2 (en) * 2019-02-04 2022-07-15 東京エレクトロン株式会社 Plasma processing equipment and electrode structure
JP2020140983A (en) * 2019-02-26 2020-09-03 キオクシア株式会社 Semiconductor manufacturing device
KR102228545B1 (en) * 2019-04-03 2021-03-16 주식회사 테스 Substrate processing apparatus
US11450545B2 (en) * 2019-04-17 2022-09-20 Samsung Electronics Co., Ltd. Capacitively-coupled plasma substrate processing apparatus including a focus ring and a substrate processing method using the same
WO2020214327A1 (en) 2019-04-19 2020-10-22 Applied Materials, Inc. Ring removal from processing chamber
KR102311213B1 (en) * 2019-04-19 2021-10-13 세메스 주식회사 Apparatus and method for treating a substrate
US12009236B2 (en) 2019-04-22 2024-06-11 Applied Materials, Inc. Sensors and system for in-situ edge ring erosion monitor
CN111863578B (en) * 2019-04-28 2023-06-16 中微半导体设备(上海)股份有限公司 Plasma processing equipment
WO2020232074A1 (en) * 2019-05-14 2020-11-19 Mattson Technology, Inc. Plasma processing apparatus having a focus ring adjustment assembly
KR102184088B1 (en) * 2019-06-20 2020-11-27 세메스 주식회사 Apparatus and method for treating substrate
CN110211860B (en) * 2019-06-26 2021-07-13 南京中电熊猫液晶显示科技有限公司 Dry etching equipment
US11894255B2 (en) * 2019-07-30 2024-02-06 Applied Materials, Inc. Sheath and temperature control of process kit
JP7321026B2 (en) * 2019-08-02 2023-08-04 東京エレクトロン株式会社 EDGE RING, PLACE, SUBSTRATE PROCESSING APPARATUS, AND SUBSTRATE PROCESSING METHOD
JP2021027152A (en) * 2019-08-05 2021-02-22 キオクシア株式会社 Plasma processing apparatus and plasma processing method
US11443923B2 (en) * 2019-09-25 2022-09-13 Taiwan Semiconductor Manufacturing Company Ltd. Apparatus for fabricating a semiconductor structure and method of fabricating a semiconductor structure
CN112885690B (en) * 2019-11-29 2023-10-20 中微半导体设备(上海)股份有限公司 Plasma processing device
JP2021150424A (en) 2020-03-18 2021-09-27 キオクシア株式会社 Edge ring and plasma processing device
US11551916B2 (en) 2020-03-20 2023-01-10 Applied Materials, Inc. Sheath and temperature control of a process kit in a substrate processing chamber
JP2021180283A (en) 2020-05-15 2021-11-18 東京エレクトロン株式会社 Mounting base assembly, substrate processing apparatus and substrate processing method
TW202213428A (en) * 2020-06-05 2022-04-01 日商東京威力科創股份有限公司 Plasma processing apparatus
KR20220000817A (en) * 2020-06-26 2022-01-04 도쿄엘렉트론가부시키가이샤 Plasma processing apparatus
KR20220027509A (en) 2020-08-27 2022-03-08 삼성전자주식회사 Plasma processing apparatus and method for dechucking wafer in the plasma processing apparatus
CN112397366B (en) * 2020-11-05 2023-07-14 北京北方华创微电子装备有限公司 Bearing device and semiconductor reaction chamber
WO2022259793A1 (en) * 2021-06-08 2022-12-15 東京エレクトロン株式会社 Plasma treatment device
US20230066418A1 (en) * 2021-08-30 2023-03-02 Taiwan Semiconductor Manufacturing Company, Ltd. Focus ring for a plasma-based semiconductor processing tool
CN114203514A (en) * 2021-12-14 2022-03-18 拓荆科技股份有限公司 Wafer supporting seat and process cavity

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010018951A1 (en) * 2000-03-06 2001-09-06 Toshio Masuda Plasma processing apparatus and plasma processing method
US20020072240A1 (en) * 2000-12-07 2002-06-13 Semiconductor Leading Edge Technologies, Inc. Plasma etching apparatus with focus ring and plasma etching method
US20040134618A1 (en) * 2003-01-07 2004-07-15 Tokyo Electron Limited Plasma processing apparatus and focus ring
KR20060022149A (en) * 2004-09-06 2006-03-09 삼성전자주식회사 Plasma etching apparatus
US20070107598A1 (en) * 2005-11-14 2007-05-17 Jin-Goo Lee Load-lock and semiconductor device manufacturing equipment comprising the same

Family Cites Families (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR0164618B1 (en) * 1992-02-13 1999-02-01 이노우에 쥰이치 Plasma process method using an electrostatic chuck
JP3257741B2 (en) * 1994-03-03 2002-02-18 東京エレクトロン株式会社 Plasma etching apparatus and method
US5606485A (en) 1994-07-18 1997-02-25 Applied Materials, Inc. Electrostatic chuck having improved erosion resistance
JPH08302474A (en) * 1995-04-28 1996-11-19 Anelva Corp Heater for cvd apparatus
TW434745B (en) * 1995-06-07 2001-05-16 Tokyo Electron Ltd Plasma processing apparatus
JP4151749B2 (en) 1998-07-16 2008-09-17 東京エレクトロンAt株式会社 Plasma processing apparatus and method
JP2001185542A (en) * 1999-12-27 2001-07-06 Hitachi Ltd Plasma processor and plasma processing method using the same
US6363882B1 (en) * 1999-12-30 2002-04-02 Lam Research Corporation Lower electrode design for higher uniformity
JP4592916B2 (en) * 2000-04-25 2010-12-08 東京エレクトロン株式会社 Placement device for workpiece
JP4559595B2 (en) 2000-07-17 2010-10-06 東京エレクトロン株式会社 Apparatus for placing object to be processed and plasma processing apparatus
US6475336B1 (en) * 2000-10-06 2002-11-05 Lam Research Corporation Electrostatically clamped edge ring for plasma processing
JP4129855B2 (en) 2001-12-13 2008-08-06 東京エレクトロン株式会社 Plasma processing equipment
JP4106948B2 (en) * 2002-03-29 2008-06-25 東京エレクトロン株式会社 Processed object jump detection device, process object jump detection method, plasma processing apparatus, and plasma processing method
KR100478809B1 (en) * 2002-07-08 2005-03-24 김영수 Installation method of LNG vaporizer in LNG RV
JP3993493B2 (en) * 2002-09-09 2007-10-17 株式会社日立製作所 Plasma etching equipment
US6896765B2 (en) * 2002-09-18 2005-05-24 Lam Research Corporation Method and apparatus for the compensation of edge ring wear in a plasma processing chamber
US6954585B2 (en) * 2002-12-03 2005-10-11 Tokyo Electron Limited Substrate processing method and apparatus
KR20040050080A (en) * 2002-12-09 2004-06-16 주식회사 하이닉스반도체 Apparatus for driving focus ring of plasma etch chamber
US20040261946A1 (en) * 2003-04-24 2004-12-30 Tokyo Electron Limited Plasma processing apparatus, focus ring, and susceptor
JP4547182B2 (en) * 2003-04-24 2010-09-22 東京エレクトロン株式会社 Plasma processing equipment
US7405521B2 (en) * 2003-08-22 2008-07-29 Lam Research Corporation Multiple frequency plasma processor method and apparatus
US7658816B2 (en) * 2003-09-05 2010-02-09 Tokyo Electron Limited Focus ring and plasma processing apparatus
JP4640922B2 (en) * 2003-09-05 2011-03-02 東京エレクトロン株式会社 Plasma processing equipment
JP4264321B2 (en) * 2003-10-03 2009-05-13 三菱重工業株式会社 Plasma chemical vapor deposition apparatus, plasma generation method, plasma chemical vapor deposition method
US7338578B2 (en) * 2004-01-20 2008-03-04 Taiwan Semiconductor Manufacturing Co., Ltd. Step edge insert ring for etch chamber
JP4672456B2 (en) * 2004-06-21 2011-04-20 東京エレクトロン株式会社 Plasma processing equipment
KR100669098B1 (en) * 2004-07-01 2007-01-16 주식회사 엘지텔레콤 A portal system interworking wireless and wired internet
JP2006319043A (en) * 2005-05-11 2006-11-24 Hitachi High-Technologies Corp Plasma processor
KR100733453B1 (en) * 2005-07-14 2007-06-29 서영배 Shaft Tip shaver of billards cue
US20070032081A1 (en) * 2005-08-08 2007-02-08 Jeremy Chang Edge ring assembly with dielectric spacer ring
KR20070097924A (en) * 2006-03-30 2007-10-05 삼성전자주식회사 Dry etch device

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010018951A1 (en) * 2000-03-06 2001-09-06 Toshio Masuda Plasma processing apparatus and plasma processing method
US20020072240A1 (en) * 2000-12-07 2002-06-13 Semiconductor Leading Edge Technologies, Inc. Plasma etching apparatus with focus ring and plasma etching method
US20040134618A1 (en) * 2003-01-07 2004-07-15 Tokyo Electron Limited Plasma processing apparatus and focus ring
KR20060022149A (en) * 2004-09-06 2006-03-09 삼성전자주식회사 Plasma etching apparatus
US20070107598A1 (en) * 2005-11-14 2007-05-17 Jin-Goo Lee Load-lock and semiconductor device manufacturing equipment comprising the same

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20230143049A1 (en) * 2021-11-10 2023-05-11 Samsung Electronics Co., Ltd. Substrate processing apparatus and method of manufacturing semiconductor device using the same

Also Published As

Publication number Publication date
US20160379796A1 (en) 2016-12-29
US10804072B2 (en) 2020-10-13
US8298371B2 (en) 2012-10-30
JP5317424B2 (en) 2013-10-16
US10847341B2 (en) 2020-11-24
US20130008609A1 (en) 2013-01-10
US20080236749A1 (en) 2008-10-02
US20180294137A1 (en) 2018-10-11
JP2008244274A (en) 2008-10-09

Similar Documents

Publication Publication Date Title
US20210027980A1 (en) Plasma processing apparatus
US9275836B2 (en) Plasma processing apparatus and plasma processing method
US8703002B2 (en) Plasma processing apparatus, plasma processing method and storage medium
US8651049B2 (en) Plasma processing apparatus
US8440050B2 (en) Plasma processing apparatus and method, and storage medium
US7895970B2 (en) Structure for plasma processing chamber, plasma processing chamber, plasma processing apparatus, and plasma processing chamber component
CN100517563C (en) Plasma processing apparatus and plasma processing method
US7767055B2 (en) Capacitive coupling plasma processing apparatus
US20130052821A1 (en) Method for manufacturing semiconductor device
US8157953B2 (en) Plasma processing apparatus
US8852386B2 (en) Plasma processing apparatus
US20080142159A1 (en) Plasma Processing Apparatus
US20080242086A1 (en) Plasma processing method and plasma processing apparatus
WO2019244631A1 (en) Stage and substrate processing apparatus
US8342121B2 (en) Plasma processing apparatus
JP5323303B2 (en) Plasma processing equipment
JP2017212051A (en) Plasma processing method
US8034213B2 (en) Plasma processing apparatus and plasma processing method
WO2020059596A1 (en) Placement table and substrate treating device

Legal Events

Date Code Title Description
STPP Information on status: patent application and granting procedure in general

Free format text: APPLICATION DISPATCHED FROM PREEXAM, NOT YET DOCKETED

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION