US20200381549A1 - High mobility strained channels for fin-based nmos transistors - Google Patents
High mobility strained channels for fin-based nmos transistors Download PDFInfo
- Publication number
- US20200381549A1 US20200381549A1 US16/998,382 US202016998382A US2020381549A1 US 20200381549 A1 US20200381549 A1 US 20200381549A1 US 202016998382 A US202016998382 A US 202016998382A US 2020381549 A1 US2020381549 A1 US 2020381549A1
- Authority
- US
- United States
- Prior art keywords
- fin
- layer
- integrated circuit
- width
- fins
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000000463 material Substances 0.000 claims abstract description 56
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 29
- 229910052732 germanium Inorganic materials 0.000 claims abstract description 27
- 239000010703 silicon Substances 0.000 claims abstract description 27
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims abstract description 20
- 239000004065 semiconductor Substances 0.000 claims description 27
- 239000002074 nanoribbon Substances 0.000 claims description 2
- 239000002070 nanowire Substances 0.000 claims description 2
- 238000005253 cladding Methods 0.000 abstract description 136
- 238000000034 method Methods 0.000 abstract description 78
- 230000008569 process Effects 0.000 abstract description 42
- 229910000577 Silicon-germanium Inorganic materials 0.000 abstract description 27
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 abstract description 19
- 230000008021 deposition Effects 0.000 abstract description 14
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 abstract description 5
- 239000000758 substrate Substances 0.000 description 46
- 238000000151 deposition Methods 0.000 description 40
- 239000012212 insulator Substances 0.000 description 24
- 238000004891 communication Methods 0.000 description 20
- 238000005530 etching Methods 0.000 description 13
- 238000002955 isolation Methods 0.000 description 10
- 230000015572 biosynthetic process Effects 0.000 description 9
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 8
- 229910052751 metal Inorganic materials 0.000 description 8
- 239000002184 metal Substances 0.000 description 8
- 238000005229 chemical vapour deposition Methods 0.000 description 7
- 230000015654 memory Effects 0.000 description 7
- 230000007547 defect Effects 0.000 description 6
- 238000012545 processing Methods 0.000 description 6
- 230000008901 benefit Effects 0.000 description 5
- 238000000059 patterning Methods 0.000 description 5
- 125000006850 spacer group Chemical group 0.000 description 5
- 239000000969 carrier Substances 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- 239000000203 mixture Substances 0.000 description 4
- 238000000206 photolithography Methods 0.000 description 4
- 239000000377 silicon dioxide Substances 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 3
- 238000000231 atomic layer deposition Methods 0.000 description 3
- 230000000295 complement effect Effects 0.000 description 3
- 238000000171 gas-source molecular beam epitaxy Methods 0.000 description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- 239000010936 titanium Substances 0.000 description 3
- 238000012546 transfer Methods 0.000 description 3
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- XYFCBTPGUUZFHI-UHFFFAOYSA-N Phosphine Chemical compound P XYFCBTPGUUZFHI-UHFFFAOYSA-N 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 230000003466 anti-cipated effect Effects 0.000 description 2
- 238000003877 atomic layer epitaxy Methods 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 238000005520 cutting process Methods 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 238000005137 deposition process Methods 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 239000007943 implant Substances 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 238000001465 metallisation Methods 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 239000000047 product Substances 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- 238000001039 wet etching Methods 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 229910000990 Ni alloy Inorganic materials 0.000 description 1
- NPXOKRUENSOPAO-UHFFFAOYSA-N Raney nickel Chemical compound [Al].[Ni] NPXOKRUENSOPAO-UHFFFAOYSA-N 0.000 description 1
- 238000002679 ablation Methods 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- -1 aluminum (Al) Chemical class 0.000 description 1
- 238000005280 amorphization Methods 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 230000006399 behavior Effects 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 239000006227 byproduct Substances 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 238000005234 chemical deposition Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- NKFGRCVTFLROEV-UHFFFAOYSA-N diborinine Chemical compound B1=BC=CC=C1 NKFGRCVTFLROEV-UHFFFAOYSA-N 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005670 electromagnetic radiation Effects 0.000 description 1
- 238000000407 epitaxy Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 230000004907 flux Effects 0.000 description 1
- SCCCLDWUZODEKG-UHFFFAOYSA-N germanide Chemical compound [GeH3-] SCCCLDWUZODEKG-UHFFFAOYSA-N 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 230000007774 longterm Effects 0.000 description 1
- 238000013507 mapping Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000009740 moulding (composite fabrication) Methods 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- PCLURTMBFDTLSK-UHFFFAOYSA-N nickel platinum Chemical compound [Ni].[Pt] PCLURTMBFDTLSK-UHFFFAOYSA-N 0.000 description 1
- 238000012856 packing Methods 0.000 description 1
- 229910000073 phosphorus hydride Inorganic materials 0.000 description 1
- 239000011295 pitch Substances 0.000 description 1
- 238000001020 plasma etching Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 238000007493 shaping process Methods 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 239000003826 tablet Substances 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- 238000000927 vapour-phase epitaxy Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
- H01L27/0924—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors including transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
- H01L29/045—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes by their particular orientation of crystalline planes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
- H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
- H01L29/1054—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with a variation of the composition, e.g. channel with strained layer for increasing the mobility
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
- H01L29/161—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System including two or more of the elements provided for in group H01L29/16, e.g. alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
- H01L29/161—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System including two or more of the elements provided for in group H01L29/16, e.g. alloys
- H01L29/165—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System including two or more of the elements provided for in group H01L29/16, e.g. alloys in different semiconductor regions, e.g. heterojunctions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/66818—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET the channel being thinned after patterning, e.g. sacrificial oxidation on fin
Definitions
- MOS metal-oxide-semiconductor
- NMOS N-type MOS device
- PMOS P-type MOS device
- Finned transistor configurations include a transistor built around a thin strip of semiconductor materials (generally referred to as the fin).
- the transistor includes the standard field effect transistor (FET) nodes, including a gate, a gate dielectric, a source region, and a drain region.
- FET field effect transistor
- the conductive channel of the device effectively resides on the outer sides of the fin, beneath the gate dielectric. Specifically, current runs along/within both sidewalls of the fin (sides substantially perpendicular to the substrate surface) as well as along the top of the fin (side substantially parallel to the substrate surface). Because the conductive channel of such configurations essentially resides along the three different outer, planar regions of the fin, such configurations have been termed as FinFET and tri-gate transistors.
- Other types of finned configurations can also be used, such as so-called double-gate FinFETs, in which the conductive channel principally resides only along the two sidewalls of the fin (and not along the top of the fin, for example).
- FIG. 1 shows a method of forming NMOS finned transistor device(s) including cladding a channel region of the fins, in accordance with one or more embodiments of the present disclosure.
- FIG. 2 illustrates a perspective view of semiconductor substrate including fins after trench etch was performed on a (110) oriented wafer, in accordance with an embodiment.
- FIG. 3 illustrates a perspective view of the fin structure of FIG. 2 after depositing insulator material in the trenches and etching the insulator material to recess it below the level of fins, in accordance with an embodiment.
- FIG. 4 illustrates a perspective view of the structure of FIG. 3 including a dummy gate after forming the same on fins, in accordance with an embodiment.
- FIG. 5 illustrates a perspective view of the structure of FIG. 4 including an insulator layer after depositing the same and polishing the insulator layer to the top of the dummy gate, in accordance with an embodiment.
- FIG. 6 illustrates a perspective view of the structure of FIG. 5 after removing the dummy gate to re-expose the channel region of the fins, in accordance with an embodiment.
- FIG. 7 continues from FIG. 6 and illustrates a perspective view of a cross-section of the substrate after performing an optional recess etch to the fins, in accordance with an embodiment.
- FIG. 8 continues from FIG. 7 and illustrates a resulting structure after depositing a cladding layer in the channel region on the fins, in accordance with an embodiment.
- FIG. 9 illustrates a simplified representation of the structure of FIG. 8 and resulting vertical tensile strain in a fin caused by compressive cladding, in accordance with an embodiment.
- FIG. 10 illustrates a perspective view of the structure of FIGS. 6 and 7 after additional processing to form a semiconductor device (e.g., after completing the replacement gate process and source/drain formation), in accordance with an embodiment.
- FIG. 11 illustrates a computing system implemented with one or more semiconductor devices (e.g., transistors) configured in accordance with one or more embodiments of the present disclosure.
- semiconductor devices e.g., transistors
- a stress material is cladded onto the channel area of the fin.
- a germanium (Ge) or silicon germanium (SiGe) film is cladded onto silicon fins in order to provide a desired tensile strain in the core of the fin, although other fin and cladding materials can be used.
- the techniques are compatible with typical process flows, and the cladding deposition can occur at a plurality of locations within typical process flow.
- fins may be formed with a minimum width (or later thinned) so as to improve transistor performance.
- a thinned fin also increases the tensile strain across the core of a cladded fin.
- strain in the core may be further enhanced by adding an embedded silicon (Si) epitaxial source and drain.
- a compressive cladding e.g., Ge or SiGe
- the cladding provides a transport with enhanced carrier mobility due to the strain state.
- carriers e.g., electrons
- Si regions such as the core of a fin
- applying a compressive cladding layer to an NMOS device may provide negligible mobility enhancement due to tensile strain in the Si core of a fin.
- to modulate carrier mobility in an NMOS device to measurably or otherwise favorably enhance mobility includes consideration of not only strain but also channel width, composition, and substrate (crystal) orientation.
- a cladding layer is applied to a channel of an NMOS device by depositing a SiGe or Ge cladding layer thereon.
- the cladding layer for example, is composed such that tensile strain occurs within the Si core of a fin.
- fins are formed on a (110) oriented silicon wafer and are formed to have an initial width (e.g., 4 nm or less). Having a fin with a minimal width enables a relatively thin layer (e.g., 2 nm or less) of cladding to transfer substantial tensile strain to the Si core.
- a thin fin with a thin layer of cladding generally results in an overall relatively thin width, which may further improve transistor performance and scalability.
- the cladding process could occur at various times in the flow including after trench etch during fin formation, after shallow trench isolation (STI) material recess to expose the fins, before adding a dummy gate (assuming a replacement gate flow), and after removal of the dummy gate.
- STI shallow trench isolation
- the cladding deposition process and the overall process flow are highly compatible.
- a selective process route insures a minimal amount of Ge-rich material is deposited, non-selective routes may be used in forming the cladding layer.
- tensile strain in the fin is enhanced by adding an embedded Si epitaxial source and drain.
- adding an embedded Si epitaxial source and drain may be performed at various times in the flow, including prior to a replacement gate process.
- the cladding layer has a germanium concentration ranging from, for example, 10-100 atomic %, including pure epitaxial Ge.
- an optional cap of, for instance, silicon can be provided in a selective or non-selective fashion over the cladding layer to improve the interface between the semiconductor channel and the gate dielectric layer (which may be, for instance, a high-k dielectric).
- a FinFET transistor process flow can be executed to fabricate, for instance, high-k metal gate transistors.
- Any number of transistor types and/or formation process flows may benefit from the channel strain techniques provided herein, such NMOS transistors or CMOS configurations that include both PMOS and NMOS transistors within the same flow, whether configured with thin or thick gates, and with any number of geometries.
- the strain (and the mobility) in the fin core can be further increased for isolated devices.
- This enhancement in strain is due to the free surface created during the shallow trench isolation process which effectively allows the Ge-containing cladding layer to relax elastically, increasing the tensile strain along the current flow direction in the fin core.
- performing source/drain recess and filling with epitaxially grown Si may also increase the tensile strain along the current flow direction in the fin core.
- the amount of final tensile strain may depend on the quality of the epitaxial Si source/drain and the defects therein that enable a higher tensile strain due to more elastic relaxation of the Ge, and thus, more stretching (e.g., strain) in the fin core.
- the techniques can be embodied, for example, in any number of integrated circuits, such memories and processors and other such devices that are fabricated with transistors and other active junction semiconductor devices, as well as in methodologies suitable for practice at fabs where integrated circuits are made.
- Use of the techniques described herein manifest in a structural way. For instance, a cross-section image of transistors formed in accordance with an embodiment, such as an image provided with a transmission electron microscope (TEM), demonstrate a cladding layer on the channel portion of the fin, as compared to a conventional fin-based transistors.
- TEM transmission electron microscope
- composition mapping may reveal N-doped source drain regions with a Ge-containing cladding layer or a Si fin, for example.
- fins may be native to the substrate (and therefore the same material as the substrate) or may be formed on the substrate.
- FIG. 1 shows a method 100 of forming NMOS finned transistor device(s) including depositing a cladding layer on to the channel region of the fins, in accordance with one or more embodiments of the present disclosure.
- cladding the channel region of the fins can occur at various times during a flow including after trench etch during fin formation, after shallow trench isolation (STI) material excess to expose the fins, before adding a dummy gate, and after removal of the sacrificial (or dummy) gate stack.
- STI shallow trench isolation
- FIGS. 2-10 illustrate example structures that are formed as the process flow or method 100 of FIG.
- FIG. 1 is carried out, in accordance with some embodiments.
- method 100 of FIG. 1 and the structures shown in FIGS. 2-10 are depicted and described herein in the context of finned transistor configurations (e.g., tri-gate or FinFET), similar principles and techniques as variously described herein may be used for other semiconductor devices and transistor configurations, including, for example, dual-gate, gate-all-around (e.g., nanowire/nanoribbon), and other suitable devices and configurations, as will be apparent in light of this disclosure.
- dual-gate gate-all-around
- nanowire/nanoribbon nanowire/nanoribbon
- FIG. 2 illustrates a perspective view of semiconductor substrate 200 including fins 210 and 220 after trench etch 102 was performed on a (110) oriented wafer to form fins 210 and 220 in substrate 200 , in accordance with an embodiment.
- the fins 210 and 220 are configured with a ⁇ 110> channel orientation.
- method 100 may include initially providing substrate 200 such that trench etch 102 can be performed on the provided substrate 200 .
- the substrate is a bulk silicon substrate.
- the substrate is a silicon on insulator (SOI) substrate.
- the substrate is a bulk SiGe substrate.
- the substrate is a multilayered substrate having a SiGe layer on a silicon layer.
- the substrate is a SiGe on insulator (SiGeOI) substrate. Any number of configurations can be used, as will be apparent.
- fins 210 and 220 were formed in substrate 200 after trench etch 102 was performed. Therefore, in this embodiment, fins 210 and 220 are formed on and from substrate 200 .
- trench etch 102 may include patterning and etching a thickness of substrate 200 using a resist or hardmask 201 to form fins 210 and 220 . In some such cases, multiple resist or hardmask layers may be used for the patterning materials.
- the resulting hardmask 201 is a standard two-layer hardmask configured with a bottom layer of oxide and top layer of silicon nitride. Any number of suitable hardmask configurations can be used, as will be apparent.
- shallow trenches 215 were etched into the substrate 200 to form the fins 210 and 220 .
- the shallow trench etch can be accomplished with standard photolithography include wet or dry etching, or a combination of etches if so desired.
- double or quad patterning can be used to form thinner fins and/or tighter fin pitches than can be done with standard photolithography.
- the geometry of trench 215 can vary from one embodiment to the next as will be appreciated, and the present disclosure is not intended to be limited to any particular trench geometry.
- a dry etch is used to form the trenches that are about 100 ⁇ to 5000 ⁇ below the top surface of the substrate. Any number of trench (or fin) configurations can be used, as will be apparent.
- the hardmask 201 can be removed. Such complete removal of the hardmask 201 allows for the top of the fin to be cladded so as to form tri-gate structures. In other embodiments, however, note that some of the hardmask 201 may be left behind, so that only sides of the fin are cladded (and not the top) so as to provide a double-gate structure.
- fins may be narrower at the top than the bottom in another embodiment, wider at the top than the bottom in another embodiment, or having any other width variations and degrees of uniformity (or non-uniformity). Further note that the width variation may, in some embodiments, be symmetrical or asymmetrical. Also, while the fins 210 and 220 are illustrated as all having the same width, some fins may be wider and/or otherwise shaped differently than others. For example, in accordance with an embodiment including both NMOS and PMOS devices, fins to be used in the creation of NMOS transistors may be narrower than fins to be used in the creation of PMOS transistors.
- the fins can be, for example, epitaxially grown such as described in U.S. Pat. No. 8,017,463, titled, “Epitaxial Fabrication of Fins for FinFET Devices.” In such cases, a fin is effectively formed as a layer in the manufacturing process.
- fin thickness is determined through control of the process parameters used to form the fin layer rather than photolithographic processes. For instance, if the fin is grown with an epitaxial process, the fin's thickness will be determined by the growth dynamics of the epitaxy. FinFETs whose fin widths are determined through layer formation rather than photolithography may offer improved minimum feature sizes and packing densities.
- the fins can be fabricated by removal of material by cutting or ablation, for example, using laser, or other suitable tools capable of fine-cutting semiconductor materials. Resulting fin geometries will generally vary depending on formation techniques employed.
- fins 210 and 220 may be used for N-type MOS devices (NMOS), P-type MOS devices (PMOS), or a CMOS device (e.g., where fin 210 will be an N-type MOS and fin 220 will be a P-type MOS), for example.
- NMOS N-type MOS devices
- PMOS P-type MOS devices
- CMOS complementary metal-oxide-semiconductor
- any number of similar fins and trenches may be formed on substrate 200 (e.g., hundreds of fins, thousands of fins, millions of fins, etc.) and benefit from the techniques described herein.
- FIG. 3 illustrates a perspective view of the fin structure of FIG. 2 including shallow trench isolation (STI), provided by isolation regions 202 , after depositing 104 insulator material in the trenches 215 and etching the insulator material to recess it below the level of fins 210 and 220 , in accordance with an embodiment.
- isolation regions 202 may comprise, for example, an insulator such as silicon dioxide (SiO 2 ) or other suitable insulator material.
- Deposition 104 to form isolation regions 202 may include atomic layer deposition (ALD), chemical vapor deposition (CVD), spin-on deposition (SOD), high-density plasma (HDP), plasma enhanced chemical deposition (PECVD), and/or some other suitable technique.
- ALD atomic layer deposition
- CVD chemical vapor deposition
- SOD spin-on deposition
- HDP high-density plasma
- PECVD plasma enhanced chemical deposition
- the hardmask 201 ( FIG. 2 ) can be removed prior to depositing the trench insulator material.
- the insulator material may be polished flat (planarized) to the level of the top of fins 210 and 220 , prior to etching the material to recess it below the level of fins 210 and 220 .
- any suitable etch process e.g., wet and/or dry etch
- These recessed regions provide isolation for the source/drain regions of the transistor.
- the depth of the recess can vary from embodiment to embodiment, depending on factors such as desired gate size and height of overall fin. In some example embodiments, the STI recess depth is such that 35% to 85% of the overall fin height is exposed, although other embodiments may remove more or less of the STI material, depending on what is suitable for the intended application.
- a Ge or SiGe cladding layer may be optionally deposited after trench etch 102 and before depositing 104 insulator material.
- fin 220 is shown with a cladding layer deposited before depositing 104 insulator material.
- the cladding may extend below the isolation regions 202 .
- the subsequently grown or otherwise deposited insulator material (or so-called STI material) for filling the trenches 215 can be selected, for example, based on compatibility with the native oxide of the cladding.
- fins may include a cladding layer deposited after the depositing 104 and recessing of the insulator material, such as shown with respect to fin 210 .
- cladding has been selectively applied to only the exposed surfaces of the Si fin 210 .
- cladding may be selectively applied to specific regions of a fin. For instance, only a channel region of a fin may be cladded, such as in an embodiment illustrated below in FIG. 8 .
- a portion of the cladding layer is exposed (assuming a cladding layer was applied earlier in the flow).
- the planarization leaves at least a portion of the cladding layer on top of the fin.
- the cladding layer can be used as an etch stop.
- a first layer of the hardmask e.g., pad oxide
- the etch stop can be used as the etch stop, and which can also be used as a gate oxide if so desired.
- the pad oxide can be completely removed, and a dummy oxide can be deposited before putting down the dummy gate material.
- a high-k dielectric material can be deposited for the gate oxide at this time (or later in the process), as is sometimes done.
- the STI recess etching process at 104 may alter the thickness of the cladding layer that becomes exposed, such that the exposed portions of the cladding layer may be different (e.g., thinner) than the unexposed portions of the cladding layer.
- the initial cladding layer thickness accounts for anticipated thinning due to subsequent processing.
- the cladding layer may be provisioned with a non-uniform thickness, in effort to account for anticipated thinning in certain locations due to subsequent processing. For instance, the initial thickness in those certain locations may be thicker than the initial thickness in areas that will not be exposed to subsequent processing.
- FIG. 3 shows two alternative embodiments where the cladding layer can be provisioned prior to dummy gate formation, the remainder of this example process flow will assume that the cladding layer is not yet deposited.
- the cladding layer can be provisioned at any number of locations within the process to provide advantages as variously indicated herein.
- FIG. 4 illustrates a perspective view of the structure of FIG. 3 including dummy gate structure 230 after forming 106 the same on fins 210 and 220 , in accordance with an embodiment.
- the techniques disclosed herein for cladding fins 210 and 220 can be performed during the replacement gate process, which may also be known as a replacement metal gate (RMG) process.
- RMG replacement metal gate
- Such a selective deposition process may be suitable, for example, when there is a desire to conserve cladding material and therefore reduce material expense and/or to decrease integration complexity.
- fin shaping can also be performed selectively (e.g., in the channel regions only).
- dummy gate structure 230 is implemented by first depositing a dummy gate dielectric/oxide (e.g., SiO 2 ) followed by a dummy gate electrode (e.g., dummy polysilicon).
- a dummy gate dielectric/oxide e.g., SiO 2
- a dummy gate electrode e.g., dummy polysilicon
- spacer material 240 can be deposited and etched to form the overall structure 230 shown in FIG. 4 .
- the top of the dummy gate electrode has been etched away.
- Such depositions, patterning, and etching can be done using any suitable techniques, as will be apparent.
- dummy gate 230 is indicated on top of spacer material 240 for ease of reference, but further note that a dummy gate typically only includes the dummy gate oxide and dummy electrode layer.
- FIG. 5 illustrates a perspective view of the structure of FIG. 4 including insulator layer 250 after depositing 108 the same and polishing layer 250 to the top of dummy gate 230 , in accordance with an embodiment.
- Insulator layer 250 may comprise any suitable insulator material, such as SiO 2 , deposited by ALD, CVD, SOD, HDP, PECVD, and/or some other suitable technique.
- FIG. 6 illustrates a perspective view of the structure of FIG. 5 after removing 110 dummy gate 230 to re-expose the channel region 206 of fins 210 and 220 (or what may become the channel region once the device is fully fabricated), in accordance with an embodiment.
- Removing 110 dummy gate 230 may include removing any capping layer (e.g., formed by spacer material 240 ) on top of the dummy gate structure 232 , and then removing dummy gate electrode/poly-Si and dummy gate oxide. Such removal may be done using any suitable etch, polish, and/or clean process.
- any capping layer e.g., formed by spacer material 240
- fins 210 and 220 include an initial width denoted as W 1 and an initial height denoted as H 1 . Although fins 210 and 220 need not have the same initial width W 1 and height H 1 , they are the same in this embodiment for ease of description. Note that first height H 1 as used herein is the distance from the top of isolation region 202 to the top of the fins 210 and 220 .
- the source and drain regions of fins 210 and 220 (or what may become the source and drain regions once the device is fully fabricated) have the same initial/first width W 1 and height H 1 as the channel region 206 of fins 210 and 220 .
- the first width W 1 may be determined by trench etch 104 , which was performed to form fins 210 and 220 in substrate 200 . As will be discussed below with reference to FIG. 7 , further etching, or other suitable method, may be performed to selectively adjust fin width and/or height prior to disposition of any cladding material.
- FIG. 7 continues from FIG. 6 and illustrates a perspective view of a cross-section 700 of substrate 200 after adding an optional Si recess etch to fins 210 and 220 , in accordance with an embodiment.
- cross-section 700 is illustrated as a raised slice of substrate 200 , to better show the recessed portion of the fins 210 and 220 in the channel region 206 .
- the cross-section 700 is cut perpendicular to fins 210 and 220 in order to visualize otherwise obscured geometries of fins 210 and 220 after thinning by an Si recess etch. Such thinning is generally referred to herein as “necking” the fin.
- Various methods may be employed to implement the Si recess (e.g., isotropic etch), as will be apparent in light of this disclosure.
- thinning results in fins 210 and 220 having a second width denoted as W 2 .
- W 2 a second width
- the entire fin may be thinned (including the source and drain regions).
- thinning may be performed at various stages during a given flow such as during trench etch 102 , for example. It should be noted that, in some examples, the height of the fins (H 1 ) remains the same after necking. In other examples, the height of the fins may be reduced by etching or other suitable means as is apparent in light of this disclosure.
- This reduction in fin height may be intentional, but may also be a by-product of the thinning etch. Note that transistor performance can be increased by a thinner fin. As will be discussed below, a thin fin may also be advantageous for minimizing overall fin thickness (Si in addition to any cladding) and transferring tensile strain to the core of an Si fin.
- FIG. 8 continues from FIG. 7 and illustrates the resulting structure of cross-section 700 after depositing 112 cladding layer 214 and 224 in channel regions 206 of fins 210 and 212 , respectively, in accordance with an embodiment.
- deposition 112 may include using atomic layer epitaxy (ALE), CVD, metal-organic chemical vapor deposition (MOCVD), metal-organic vapor phase epitaxy (MOVPE), gas source-molecular beam epitaxy (GS-MBE), rapid thermal (RT)-CVD, ultra-high vacuum (UHV)-CVD, or some other suitable technique as will be apparent in light of this disclosure.
- ALE atomic layer epitaxy
- MOCVD metal-organic chemical vapor deposition
- MOVPE metal-organic vapor phase epitaxy
- GS-MBE gas source-molecular beam epitaxy
- RT rapid thermal
- UHV ultra-high vacuum
- deposition 112 may be selective, such that cladding layer 214 and 224 is only deposited on or grows from the channel regions of fins 210 and 220 , and not from the oxide materials (e.g., spacer 240 and insulator layer 250 ).
- growth conditions such as growth temperature, pressure of gas flux, etc.
- the selective growth may be achieved using hardmasking or by forming oxide layers over the materials that are not desired to have the cladding material deposited thereon.
- the cladding layer is free of crystalline defects such as stacking faults and dislocations. While such stacking faults and dislocations may be present at some acceptably low level, their presence above such a threshold may adversely impact the desired channel strain. In this sense, there is a trade between the germanium percentage and thickness of the cladding layer 214 and 224 . This is because the overall dislocation free (strained) thickness is generally a product of composition and layer thickness.
- the cladding layer 214 and 224 is a SiGe alloy free of crystalline defects such as stacking faults and dislocations.
- ‘free of crystalline defects’ means that the defects in the cladding layer are less than 0.05% by volume or otherwise do not lead to unacceptable shorting/open (yield loss) and performance loss, as measured by a given suitable standard.
- the cladding layer critical thickness can vary greatly and these examples are not intended to limit the claimed disclosure to a particular range of layer thicknesses.
- cladding layer 214 and 224 on fins 210 and 220 create a cladded fin having a third width (W 3 ) and a second height (H 2 ), in the shown embodiment.
- W 3 and H 2 may be the same width and height as W 1 and H 1 , respectively, in FIG. 6 .
- the addition of the cladding layer 214 and 224 may add additional width and height to the necked fin, but only to the extent of what was lost when Si was removed during necking and/or at some other stage of the flow.
- W 3 may be less than, equal to, or greater than W 1 .
- H 2 may be less than, equal to, or greater than H 1 .
- the thickness of cladding layers 214 and 224 may be of a thickness which causes tensile strain in the core of fins 210 and 220 without relaxation of the cladding layer 214 and 224 .
- an optional capping layer 204 can be deposited to protect the cladding layer 214 and 224 and/or to improve the gate dielectric/semiconductor interface.
- a silicon capping layer is deposited over a cladding layer, such as cladding layer 224 .
- the deposition techniques for providing the optional capping layer 204 can be, for example, the same as those used in provisioning the cladding layer (e.g., CVD, RT-CVD, GS-MBE, etc).
- the thickness of the capping layer 204 can also vary from one embodiment to the next. In some cases, the capping layer 204 has a thickness in the range of 10 to 20 ⁇ . In these cases, thickness may be determined with consideration that the capping layer 204 should be thick enough to improve dielectric interface but thin enough to not significantly reduce the strain the Si.
- FIGS. 9-10 illustrate that the optional capping layer 204 was not provided. However, configurations that include the capping layer 204 will be readily apparent in light of this disclosure.
- a strain transferred to a core of the fin may be proportional to cladding thickness versus fin width.
- a ratio of fin width to cladding thickness may be chosen to achieve a desired tensile strain.
- the ratio of fin width to cladding thickness may be 2:1.
- the fin may be 4 nm in width with a cladding thickness of 2 nm, for instance.
- the cladding layer may include at least 1 nm of thickness for every 2 nm of fin width.
- various other embodiments include different ratios. For instance, ratios of fin width to cladding thickness may be 0.75:1, 0.9:1, 1:1, 3:1, 4:1, etc.
- Factors for determining the ratio to achieve a desired tensile strain may include fin thickness and cladding composition. For instance, a thicker fin may require a ratio which favors more cladding material (e.g., 2 nm of cladding thickness for every 1 nm of fin width).
- material of cladding layer 214 and 224 may be SiGe (e.g., 70 atomic % Si and 30 percent Ge, or 30 atomic % Si and 70 atomic % Ge). In other embodiments, the atomic percentage of Ge in cladding layer 214 and 224 is between 25 atomic % and 100 atomic %. Accordingly, various ratios of cladding thickness to fin width will be readily apparent in light of this disclosure to achieve a desired tensile strain.
- FIG. 9 illustrates a simplified representation of the structure of FIG. 8 and resulting tensile strain in the Si core of fin 210 caused by a cladding layer, in accordance with an embodiment.
- Schematic 260 illustrates how the lattice constant of Ge-rich cladding (dark grey) is larger than that of the fin's Si core ( ⁇ 4.17% larger). This mismatch results in the interface being under strain and can cause generation of so-called dislocations within the fin, the Ge percentage should be chosen to maximize the performance improvement without forming dislocations in the device.
- schematic 270 illustrates how adjacent layers of cladding material cause compressive strain in the cladding layer 214 .
- cladding techniques disclosed herein transfer a large strain to the core of the fin, and thus, enhance carrier mobility, particularly for NMOS devices.
- the cladding layer may be mutually beneficial to PMOS devices as well, because the compressive strain in the cladding layer enhances carrier (hole) mobility. Accordingly, techniques and methods disclosed herein could be utilized when constructing NMOS regions as well as adjacent PMOS regions (e.g., 210 as an NMOS device and 220 as a PMOS device).
- Method 100 of FIG. 1 may optionally continue with forming 116 one or more semiconductor devices as is conventionally done, in accordance with some embodiments.
- FIG. 10 illustrates a perspective view of the structure of FIGS. 6-7 after additional processing to form a semiconductor device (e.g., after completing the replacement gate process and source/drain doping/formation).
- a finned transistor e.g., a tri-gate or FinFET
- FIG. 10 only one fin 210 is shown for illustrative purposes.
- fin 210 maintained first width W 1 in the source and drain regions 208 and 209 and these source/drain regions were left unclad during deposition 112 (recall that these source/drain regions were masked off at the time of deposition 112 of the cladding layer).
- gate electrode 262 was deposited/formed to replace dummy gate electrode 232 , in this embodiment, and a gate dielectric is formed directly under gate electrode 262 , as typically done (e.g., high-k gate dielectric, in some embodiments).
- spacers 240 are formed around gate stack 260 (which generally includes gate electrode 262 and the gate dielectric) and gate stack 260 also has hardmask 270 formed thereon (which may be removed to form a metal gate contact).
- Gate electrode 262 and gate dielectric may be formed using any suitable technique and from any suitable materials.
- replacement gate 260 can be formed using any of a wide variety of processes, including CVD, physical vapor deposition (PVD), a metal deposition process, and/or any combination thereof.
- gate electrode 262 may comprise any of a wide range of materials, such as polysilicon or various suitable metals (e.g., aluminum (Al), tungsten (W), titanium (Ti), copper (Cu), or any other suitable metal or alloy).
- suitable metals e.g., aluminum (Al), tungsten (W), titanium (Ti), copper (Cu), or any other suitable metal or alloy.
- RMG replacement gate or replacement metal gate
- an etching process (e.g., any suitable wet or dry etching process) was performed to expose the source and drain regions 208 and 209 of fin 210 as shown.
- the source/drain regions 208 / 209 can be formed using a recess-and-replace process as previously explained.
- source/drain regions 208 / 209 can be formed using an ion implantation process once exposed by way of an etch process.
- Method 100 to form a semiconductor device may include additional or alternative processes as will be apparent in light of this disclosure. For example, the method may continue with source/drain processing and may include the deposition of source/drain metal contacts or contact layers.
- Such metallization of the source and drain contacts can be carried out, for example, using a silicidation process (generally, deposition of contact metal and subsequent annealing).
- a silicidation process generally, deposition of contact metal and subsequent annealing.
- silicidation with nickel, aluminum, nickel-platinum or nickel-aluminum or other alloys of nickel and aluminum, or titanium with or without germanium pre-amorphization implants can be used to form a low resistance silicide/germanide.
- a trench is etched into the substrate (e.g., by reactive ion etching).
- the etching is constrained on one side by the previously formed STI neighboring each source/drain region (not shown, for simplicity).
- an embedded epitaxial source/drain can be grown which fills the trench as indicated in FIG. 10 .
- the trench may be filled, for example, using a growth of silicon to maximize the lateral tensile strain in the core for NMOS devices or, in another example, using SiGe from 10-50% Ge for a PMOS device.
- the source/drain doping may be done, for instance, by in-situ doping using a Phosphine source for NMOS or diborine source for PMOS.
- the embedded epitaxial source/drain only grows in the trench because, for example, all other material is masked or covered. Note that if fabricating a complementary device having both PMOS and NMOS, the PMOS side can be covered by an oxide mask during NMOS doping region formation, in some embodiments.
- a source/drain implant may be used in some embodiments.
- Simulation showed stress state in the fin and cladding layers based on fins of varying length (e.g., multi-gate fins). For instance, in one example embodiment, a simulated stress for Ge-containing cladding on Si fin structures was determined. In particular, for a Ge cladding layer, a large compressive stress occurs in the Ge cladding and Si core of a fin along both vertical and current flow when using a fin of a length sufficient for only three gates (e.g., Ge ⁇ 3.0 GPa and Si ⁇ 3.2 GPa). As the length of the fin is increased, and additional gates are added thereon, the stress state and mobility enhancement decline.
- three gates e.g., Ge ⁇ 3.0 GPa and Si ⁇ 3.2 GPa
- FIG. 11 illustrates a computing system implemented with one or more integrated circuit structures configured in accordance with an embodiment of the present disclosure.
- the computing system 1000 houses a motherboard 1002 .
- the motherboard 1002 may include a number of components, including but not limited to a processor 1004 and at least one communication chip 1006 (two are shown in this example), each of which can be physically and electrically coupled to the motherboard 1002 , or otherwise integrated therein.
- the motherboard 1002 may be, for example, any printed circuit board, whether a main board or a daughterboard mounted on a main board or the only board of system 1000 , etc.
- computing system 1000 may include one or more other components that may or may not be physically and electrically coupled to the motherboard 1002 .
- volatile memory e.g., DRAM
- non-volatile memory e.g., ROM
- graphics processor e.g., a digital signal processor, a crypto processor, a chipset, an antenna, a display, a touchscreen display, a touchscreen controller, a battery, an audio codec, a video codec, a power amplifier, a global positioning system (GPS) device, a compass, an accelerometer, a gyroscope, a speaker, a camera, and a mass storage device (such as hard disk drive, compact disk (CD), digital versatile disk (DVD), and so forth).
- any of the components included in computing system 1000 may include one or more integrated circuit structures configured with transistors having cladded channels as described herein.
- multiple functions can be integrated into one or more chips (e.g., for instance, note that the communication chip 1006 can be part of or otherwise integrated into the processor 1004 ).
- the communication chip 1006 enables wireless communications for the transfer of data to and from the computing system 1000 .
- the term “wireless” and its derivatives may be used to describe circuits, devices, systems, methods, techniques, communications channels, etc., that may communicate data through the use of modulated electromagnetic radiation through a non-solid medium. The term does not imply that the associated devices do not contain any wires, although in some embodiments they might not.
- the communication chip 1006 may implement any of a number of wireless standards or protocols, including but not limited to Wi-Fi (IEEE 802.11 family), WiMAX (IEEE 802.16 family), IEEE 802.20, long term evolution (LTE), Ev-DO, HSPA+, HSDPA+, HSUPA+, EDGE, GSM, GPRS, CDMA, TDMA, DECT, Bluetooth, derivatives thereof, as well as any other wireless protocols that are designated as 3G, 4G, 5G, and beyond.
- the computing system 1000 may include a plurality of communication chips 1006 .
- a first communication chip 1006 may be dedicated to shorter range wireless communications such as Wi-Fi and Bluetooth and a second communication chip 1006 may be dedicated to longer range wireless communications such as GPS, EDGE, GPRS, CDMA, WiMAX, LTE, Ev-DO, and others.
- the processor 1004 of the computing system 1000 includes an integrated circuit die packaged within the processor 1004 .
- the integrated circuit die of the processor 1004 includes one or more transistors having SiGe or Ge cladded channels (fully and/or partially clad) as described herein.
- the term “processor” may refer to any device or portion of a device that processes, for instance, electronic data from registers and/or memory to transform that electronic data into other electronic data that may be stored in registers and/or memory.
- the communication chip 1006 may also include an integrated circuit die packaged within the communication chip 1006 .
- the integrated circuit die of the communication chip 1006 includes one or more transistors having SiGe or Ge cladded channels as described herein.
- multi-standard wireless capability may be integrated directly into the processor 1004 (e.g., where functionality of any chips 1006 is integrated into processor 1004 , rather than having separate communication chips).
- processor 1004 may be a chip set having such wireless capability. In short, any number of processor 1004 and/or communication chips 1006 can be used. Likewise, any one chip or chip set can have multiple functions integrated therein.
- the computing system 1000 may be a laptop, a netbook, a notebook, a smartphone, a tablet, a personal digital assistant (PDA), an ultra-mobile PC, a mobile phone, a desktop computer, a server, a printer, a scanner, a monitor, a set-top box, an entertainment control unit, a digital camera, a portable music player, or a digital video recorder.
- the system 1000 may be any other electronic device that processes data or employs transistor devices having cladded channels as described herein (e.g., NMOS Si fin-based transistors configured with SiGe or Ge cladded channels).
- various embodiments of the present disclosure can be used to improve performance on products fabricated at any process node (e.g., in the micron range, or sub-micron and beyond) by allowing for the use of transistors having stress-enhanced channel and increase mobility.
- Example 1 is an NMOS semiconductor device, comprising: a fin on a substrate, the fin comprising a semiconductor material and having channel region and corresponding source/drain regions adjacent thereto, wherein the fin has a first width (W 1 ); a cladding layer of germanium or silicon germanium (SiGe) on one or more surfaces of the channel region of the fin; a gate dielectric layer over the cladding layer; a gate electrode on the gate dielectric layer; and N+ doped source/drain material in each of the source/drain regions.
- W 1 first width
- SiGe silicon germanium
- Example 2 includes the subject matter of Example 1, wherein the substrate is comprised of a silicon wafer in a (110) orientation, and wherein the fin is configured with a ⁇ 110> channel orientation.
- Example 3 includes the subject matter of any of Examples 1-2, further comprising a capping layer between the cladding layer and the gate dielectric layer.
- Example 4 includes the subject matter of any of Examples 1-3, wherein the capping layer comprises silicon.
- Example 5 includes the subject matter of any of Examples 1-4, wherein the cladding layer is comprised of between 10 atomic % to 90 atomic % germanium.
- Example 6 includes the subject matter of any of Examples 1-5, wherein the cladding layer covers opposing side portions and a top portion of the fin in the channel region.
- Example 7 includes the subject matter of any of Examples 1-6, wherein the cladding layer has a thickness of 2 nm or less.
- Example 8 includes the subject matter of any of Examples 1-7, wherein the fin width is non-uniform.
- Example 9 includes the subject matter of any of Examples 1-8, wherein the base of the fin is equal to W 1 and the top of the fin is a second width (W 2 ).
- Example 10 includes the subject matter of any of Examples 1-9, wherein W 1 is 4 nm or greater.
- Example 11 includes the subject matter of any of Examples 1-9, wherein W 1 is less than or equal to 4 nm.
- Example 12 includes the subject matter of any of Examples 1-11, wherein the fin includes a third width (W 3 ), wherein W 3 is an overall width based on a thickness of the cladding layer and a width of the fin.
- W 3 is an overall width based on a thickness of the cladding layer and a width of the fin.
- Example 13 includes the subject matter of Example 12, wherein W 3 is equal to or less than W 1 .
- Example 14 includes the subject matter of Example 12, wherein W 3 is equal to or greater than W 1 .
- Example 15 includes the subject matter of any of Examples 1-14, wherein the cladding layer is deposited such that the ratio of cladding thickness to fin width is a ratio of at least 1 nm of cladding layer for every 2 nm of fin width.
- Example 16 includes the subject matter of any of Examples 1-15, wherein the cladding layer has a non-uniform thickness.
- Example 17 includes the subject matter of any of Examples 1-16, wherein the cladding layer material is free from crystalline defects.
- Example 18 is an integrated circuit comprising the NMOS semiconductor device of any of Examples 1-17.
- Example 19 is a complementary metal oxide semiconductor (CMOS) comprising the NMOS semiconductor device of any of Examples 1-17.
- CMOS complementary metal oxide semiconductor
- Example 20 is a mobile computing system comprising the device of any of Examples 1-17.
- Example 21 is a method of forming a NMOS semiconductor device, the method comprising: forming at least one fin in or on a substrate, wherein the at least one fin has a first width (W 1 ); depositing an insulator material in the trenches; forming a dummy gate on a channel region of the at least one fin; depositing an additional insulator material over surfaces of the at least one fin; removing the dummy gate to expose the channel region of the at least one fin; and depositing a cladding layer on one or more surfaces of the channel region of the at least one fin.
- W 1 first width
- Example 22 includes the subject matter of Example 21, wherein the cladding layer is comprised of germanium (Ge) or silicon germanium (SiGe).
- the cladding layer is comprised of germanium (Ge) or silicon germanium (SiGe).
- Example 23 includes the subject matter of any of Examples 21-22, wherein the cladding layer is comprised of between 10% to 90% Ge.
- Example 24 includes the subject matter of any of Examples 21-23, wherein the substrate comprises silicon (Si).
- Example 25 includes the subject matter of any of Examples 21-24, wherein forming the at least one fin in or on a substrate further includes epitaxially growing the at least one fin.
- Example 26 includes the subject matter of any of Examples 21-25, wherein forming the at least one fin in or on a substrate further includes performing a trench etch to form the at least one fin.
- Example 27 includes the subject matter of any of Examples 21-26, wherein forming the at least one fin in or on a substrate further includes the substrate being comprised of a (110) oriented Si wafer.
- Example 28 includes the subject matter of any of Examples 21-27, wherein W 1 is in the range of 5 to 20 nm.
- Example 29 includes the subject matter of any of Examples 21-28, wherein W 1 is equal to or greater than 10 nm.
- Example 30 includes the subject matter of any of Examples 21-27, wherein W 1 is equal to or less than 4 nm.
- Example 31 includes the subject matter of any of Examples 21-30, further comprising thinning the at least one fin in the channel region to have a second width (W 2 ).
- Example 32 includes the subject matter of any of Examples 21-31, wherein depositing a cladding layer on one or more surfaces of the channel region of the at least one fin includes selectively depositing the cladding layer on the one or more surfaces of the channel region.
- Example 33 includes the subject matter of any of Examples 21-32, wherein depositing a cladding layer on one or more surfaces of the channel region of the at least one fin includes depositing cladding layer on each surface of the fin, and at least some of the cladding extends below the insulation deposited in the trenches.
- Example 34 includes the subject matter of any of Examples 21-33, wherein depositing a cladding layer on one or more surfaces of the channel region of the at least one fin includes etching the cladding layer to a desired thickness after deposition.
- Example 35 includes the subject matter of any of Examples 21-34, wherein the cladding layer is 2 nm thick or less.
- Example 36 includes the subject matter of any of Examples 21-35, wherein depositing a cladding layer on one or more surfaces of the channel region of the at least one fin includes the fin having a third width (W 3 ).
- Example 37 includes the subject matter of Example 36, wherein W 3 is equal to or less than W 1 .
- Example 38 includes the subject matter of Example 36, wherein W 3 is equal to or greater than W 1 .
- Example 39 includes the subject matter of any of Examples 21-38, further comprising selecting a thickness of the cladding layer such that for every 1 nm of fin width 2 nm of cladding layer is deposited.
- Example 40 includes the subject matter of any of Examples 21-39, further comprising depositing a capping layer on the cladding layer.
- Example 41 includes the subject matter of any of Examples 21-40, wherein the capping layer comprises silicon.
- Example 42 is a mobile computing system, comprising: a printed circuit board; a processor operatively coupled to the printed circuit board; a memory operatively coupled to the printed circuit board and in communication with the processor; and a wireless communication chip operatively coupled to the printed circuit board and in communication with the processor; wherein at least one of the processor, wireless communication chip, and/or the memory comprises a NMOS semiconductor device including: a fin on a substrate, the fin comprising a semiconductor material and having channel region and corresponding source/drain regions adjacent thereto; a cladding layer of germanium (Ge) or silicon germanium (SiGe) on one or more surfaces of the channel region of the fin; a gate dielectric layer over the cladding layer; a gate electrode on the gate dielectric layer; and N+ doped source/drain material in each of the source/drain regions.
- a NMOS semiconductor device including: a fin on a substrate, the fin comprising a semiconductor material and having channel region and corresponding source/drain regions adjacent thereto
- Example 43 includes the subject matter of Example 42, wherein the NMOS semiconductor device further includes a capping layer between the cladding layer and the gate dielectric layer, and the capping layer comprises silicon.
- Example 44 includes the subject matter of any of Examples 41-42, wherein the fin is silicon, and the cladding layer is SiGe.
- Example 45 includes the subject matter of any of Examples 41-44, wherein the source/drain regions include embedded epitaxially grown silicon.
- Example 46 includes the subject matter of any of Examples 41-45, wherein the fin includes a first width (W 1 ) throughout the fin.
- Example 47 includes the subject matter of any of Examples 41-45, wherein the fin includes a first width (W 1 ) at a base of the substrate and a second width (W 2 ) at a top of the fin.
- Example 48 includes the subject matter of any of Examples 41-47, wherein W 1 is greater than 10 nm and W 2 is 10 nm or less.
- Example 49 includes the subject matter of any of Examples 41-47, wherein W 2 is 4 nm or less.
- Example 50 includes the subject matter of any of Examples 41-49, wherein the fin includes a third width (W 3 ), wherein W 3 is an overall width of the fin based on a thickness of the cladding layer and a width of the fin.
- W 3 is an overall width of the fin based on a thickness of the cladding layer and a width of the fin.
- Example 51 includes the subject matter of Example 50, wherein W 3 includes a ratio of at least 1 nm of cladding layer for every 2 nm of fin width.
- Example 52 includes the subject matter of any of Examples 41-51, wherein the cladding layer has a thickness of 2 nm or less.
Abstract
Description
- This application is a continuation of U.S. patent application Ser. No. 16/214,946 filed on Dec. 10, 2018, which is a continuation of U.S. patent application Ser. No. 15/117,590 filed on Aug. 9, 2016 (now issued as U.S. Ser. No. 10/153,372B2), which is a U.S. National Stage Entry of PCT Application No. PCT/US2014/032039 filed on Mar. 27, 2014. Each of these applications is herein incorporated by reference in its entirety.
- Increased performance and yield of circuit devices on a substrate, including transistors, diodes, resistors, capacitors, and other passive and active electronic devices formed on a semiconductor substrate, are typically a major factor considered during design, manufacture, and operation of those devices. For example, during design and manufacture or forming of metal-oxide-semiconductor (MOS) transistor semiconductor devices, such as those used in complementary metal-oxide-semiconductor (CMOS) devices, it is often desired to increase movement of electrons (carriers) in N-type MOS device (NMOS) channels and to increase movement of positive charged holes (carriers) in P-type MOS device (PMOS) channels. Finned transistor configurations include a transistor built around a thin strip of semiconductor materials (generally referred to as the fin). The transistor includes the standard field effect transistor (FET) nodes, including a gate, a gate dielectric, a source region, and a drain region. The conductive channel of the device effectively resides on the outer sides of the fin, beneath the gate dielectric. Specifically, current runs along/within both sidewalls of the fin (sides substantially perpendicular to the substrate surface) as well as along the top of the fin (side substantially parallel to the substrate surface). Because the conductive channel of such configurations essentially resides along the three different outer, planar regions of the fin, such configurations have been termed as FinFET and tri-gate transistors. Other types of finned configurations can also be used, such as so-called double-gate FinFETs, in which the conductive channel principally resides only along the two sidewalls of the fin (and not along the top of the fin, for example).
-
FIG. 1 shows a method of forming NMOS finned transistor device(s) including cladding a channel region of the fins, in accordance with one or more embodiments of the present disclosure. -
FIG. 2 illustrates a perspective view of semiconductor substrate including fins after trench etch was performed on a (110) oriented wafer, in accordance with an embodiment. -
FIG. 3 illustrates a perspective view of the fin structure ofFIG. 2 after depositing insulator material in the trenches and etching the insulator material to recess it below the level of fins, in accordance with an embodiment. -
FIG. 4 illustrates a perspective view of the structure ofFIG. 3 including a dummy gate after forming the same on fins, in accordance with an embodiment. -
FIG. 5 illustrates a perspective view of the structure ofFIG. 4 including an insulator layer after depositing the same and polishing the insulator layer to the top of the dummy gate, in accordance with an embodiment. -
FIG. 6 illustrates a perspective view of the structure ofFIG. 5 after removing the dummy gate to re-expose the channel region of the fins, in accordance with an embodiment. -
FIG. 7 continues fromFIG. 6 and illustrates a perspective view of a cross-section of the substrate after performing an optional recess etch to the fins, in accordance with an embodiment. -
FIG. 8 continues fromFIG. 7 and illustrates a resulting structure after depositing a cladding layer in the channel region on the fins, in accordance with an embodiment. -
FIG. 9 illustrates a simplified representation of the structure ofFIG. 8 and resulting vertical tensile strain in a fin caused by compressive cladding, in accordance with an embodiment. -
FIG. 10 illustrates a perspective view of the structure ofFIGS. 6 and 7 after additional processing to form a semiconductor device (e.g., after completing the replacement gate process and source/drain formation), in accordance with an embodiment. -
FIG. 11 illustrates a computing system implemented with one or more semiconductor devices (e.g., transistors) configured in accordance with one or more embodiments of the present disclosure. - Techniques are disclosed for incorporating high mobility strained channels into fin-based NMOS transistors (e.g., FinFETs such as double-gate, trigate, etc), wherein a stress material is cladded onto the channel area of the fin. In one example embodiment, a germanium (Ge) or silicon germanium (SiGe) film is cladded onto silicon fins in order to provide a desired tensile strain in the core of the fin, although other fin and cladding materials can be used. The techniques are compatible with typical process flows, and the cladding deposition can occur at a plurality of locations within typical process flow. In various embodiments, fins may be formed with a minimum width (or later thinned) so as to improve transistor performance. In some embodiments, a thinned fin also increases the tensile strain across the core of a cladded fin. In some cases, strain in the core may be further enhanced by adding an embedded silicon (Si) epitaxial source and drain.
- General Overview
- There are a number of non-trivial issues associated with fabricating FinFETs. For instance, high mobility PMOS channels have been engineered using strained Ge or SiGe cladding layers over channel regions. However, typical process flows generally include an integration scheme (e.g., photolithography), or post-deposition etching, which prevent Ge or SiGe layers from forming on NMOS regions of fins. The reason for this can be understood by comparing carrier behavior between PMOS and NMOS devices. In the context of a PMOS device, carriers (positively charged holes) tend to reside and conduct predominately at the surface of the channel (e.g., right next to the gate oxide layer). When a compressive cladding (e.g., Ge or SiGe) is applied to the channel, the cladding provides a transport with enhanced carrier mobility due to the strain state. In the context of NMOS devices, carriers (e.g., electrons) tend to favor Si layers and conduct within the Si regions (such as the core of a fin). For this reason, applying a compressive cladding layer to an NMOS device, without further consideration, may provide negligible mobility enhancement due to tensile strain in the Si core of a fin. However, and as will be appreciated in light of this disclosure, to modulate carrier mobility in an NMOS device to measurably or otherwise favorably enhance mobility includes consideration of not only strain but also channel width, composition, and substrate (crystal) orientation.
- Thus, and in accordance with an embodiment of the present disclosure, a cladding layer is applied to a channel of an NMOS device by depositing a SiGe or Ge cladding layer thereon. The cladding layer, for example, is composed such that tensile strain occurs within the Si core of a fin. In some embodiments, fins are formed on a (110) oriented silicon wafer and are formed to have an initial width (e.g., 4 nm or less). Having a fin with a minimal width enables a relatively thin layer (e.g., 2 nm or less) of cladding to transfer substantial tensile strain to the Si core. In addition, a thin fin with a thin layer of cladding generally results in an overall relatively thin width, which may further improve transistor performance and scalability.
- In various embodiments, the cladding process could occur at various times in the flow including after trench etch during fin formation, after shallow trench isolation (STI) material recess to expose the fins, before adding a dummy gate (assuming a replacement gate flow), and after removal of the dummy gate. In this sense, the cladding deposition process and the overall process flow are highly compatible. Although a selective process route insures a minimal amount of Ge-rich material is deposited, non-selective routes may be used in forming the cladding layer. In some embodiments, tensile strain in the fin is enhanced by adding an embedded Si epitaxial source and drain. Similar to the application of a cladding layer, adding an embedded Si epitaxial source and drain may be performed at various times in the flow, including prior to a replacement gate process. In one embodiment, the cladding layer has a germanium concentration ranging from, for example, 10-100 atomic %, including pure epitaxial Ge. In some such embodiments, an optional cap of, for instance, silicon can be provided in a selective or non-selective fashion over the cladding layer to improve the interface between the semiconductor channel and the gate dielectric layer (which may be, for instance, a high-k dielectric).
- Once the fins are formed and the SiGe cladding layer has been provided in the channel area (which may occur at one or more times during the process), a FinFET transistor process flow can be executed to fabricate, for instance, high-k metal gate transistors. Any number of transistor types and/or formation process flows may benefit from the channel strain techniques provided herein, such NMOS transistors or CMOS configurations that include both PMOS and NMOS transistors within the same flow, whether configured with thin or thick gates, and with any number of geometries. In some embodiments including a source/drain recess process, the strain (and the mobility) in the fin core can be further increased for isolated devices. This enhancement in strain is due to the free surface created during the shallow trench isolation process which effectively allows the Ge-containing cladding layer to relax elastically, increasing the tensile strain along the current flow direction in the fin core. In addition, performing source/drain recess and filling with epitaxially grown Si may also increase the tensile strain along the current flow direction in the fin core. The amount of final tensile strain may depend on the quality of the epitaxial Si source/drain and the defects therein that enable a higher tensile strain due to more elastic relaxation of the Ge, and thus, more stretching (e.g., strain) in the fin core.
- As will be further appreciated, numerous material systems can benefit from the techniques described herein, as will be apparent in light of this disclosure, and the present disclosure is not intended to be limited to any particular one or set. Rather, the techniques can be employed wherever core strain is helpful.
- The techniques can be embodied, for example, in any number of integrated circuits, such memories and processors and other such devices that are fabricated with transistors and other active junction semiconductor devices, as well as in methodologies suitable for practice at fabs where integrated circuits are made. Use of the techniques described herein manifest in a structural way. For instance, a cross-section image of transistors formed in accordance with an embodiment, such as an image provided with a transmission electron microscope (TEM), demonstrate a cladding layer on the channel portion of the fin, as compared to a conventional fin-based transistors. Likewise, composition mapping may reveal N-doped source drain regions with a Ge-containing cladding layer or a Si fin, for example.
- Variations on incorporating high mobility strained channels onto fin-based devices will be apparent in light of this disclosure. For instance, in one embodiment, fins may be native to the substrate (and therefore the same material as the substrate) or may be formed on the substrate.
- Fin Structure
-
FIG. 1 shows amethod 100 of forming NMOS finned transistor device(s) including depositing a cladding layer on to the channel region of the fins, in accordance with one or more embodiments of the present disclosure. As discussed above, cladding the channel region of the fins can occur at various times during a flow including after trench etch during fin formation, after shallow trench isolation (STI) material excess to expose the fins, before adding a dummy gate, and after removal of the sacrificial (or dummy) gate stack. Although embodiments discussed below include depositing of a cladding layer after removal of the dummy gate stack, this should not be viewed as limiting in the present disclosure.FIGS. 2-10 illustrate example structures that are formed as the process flow ormethod 100 ofFIG. 1 is carried out, in accordance with some embodiments. Althoughmethod 100 ofFIG. 1 and the structures shown inFIGS. 2-10 are depicted and described herein in the context of finned transistor configurations (e.g., tri-gate or FinFET), similar principles and techniques as variously described herein may be used for other semiconductor devices and transistor configurations, including, for example, dual-gate, gate-all-around (e.g., nanowire/nanoribbon), and other suitable devices and configurations, as will be apparent in light of this disclosure. -
FIG. 2 illustrates a perspective view ofsemiconductor substrate 200 includingfins trench etch 102 was performed on a (110) oriented wafer to formfins substrate 200, in accordance with an embodiment. As shown, thefins method 100 may include initially providingsubstrate 200 such thattrench etch 102 can be performed on the providedsubstrate 200. In one specific example case, the substrate is a bulk silicon substrate. In another example case, the substrate is a silicon on insulator (SOI) substrate. In another example case, the substrate is a bulk SiGe substrate. In another example case, the substrate is a multilayered substrate having a SiGe layer on a silicon layer. In another example case, the substrate is a SiGe on insulator (SiGeOI) substrate. Any number of configurations can be used, as will be apparent. - With further reference to
FIG. 2 , and as previously described,fins substrate 200 aftertrench etch 102 was performed. Therefore, in this embodiment,fins substrate 200. In some cases,trench etch 102 may include patterning and etching a thickness ofsubstrate 200 using a resist orhardmask 201 to formfins hardmask 201 is a standard two-layer hardmask configured with a bottom layer of oxide and top layer of silicon nitride. Any number of suitable hardmask configurations can be used, as will be apparent. - As can be seen in
FIG. 2 , shallow trenches 215 were etched into thesubstrate 200 to form thefins hardmask 201 can be removed. Such complete removal of thehardmask 201 allows for the top of the fin to be cladded so as to form tri-gate structures. In other embodiments, however, note that some of thehardmask 201 may be left behind, so that only sides of the fin are cladded (and not the top) so as to provide a double-gate structure. While the illustrated embodiment shows fins as having a width that does not vary with distance from the substrate, fins may be narrower at the top than the bottom in another embodiment, wider at the top than the bottom in another embodiment, or having any other width variations and degrees of uniformity (or non-uniformity). Further note that the width variation may, in some embodiments, be symmetrical or asymmetrical. Also, while thefins - In other embodiments, the fins can be, for example, epitaxially grown such as described in U.S. Pat. No. 8,017,463, titled, “Epitaxial Fabrication of Fins for FinFET Devices.” In such cases, a fin is effectively formed as a layer in the manufacturing process. By forming a fin layer, fin thickness is determined through control of the process parameters used to form the fin layer rather than photolithographic processes. For instance, if the fin is grown with an epitaxial process, the fin's thickness will be determined by the growth dynamics of the epitaxy. FinFETs whose fin widths are determined through layer formation rather than photolithography may offer improved minimum feature sizes and packing densities. In other embodiments, the fins can be fabricated by removal of material by cutting or ablation, for example, using laser, or other suitable tools capable of fine-cutting semiconductor materials. Resulting fin geometries will generally vary depending on formation techniques employed.
- As will also be apparent in light of this disclosure,
fins fin 210 will be an N-type MOS andfin 220 will be a P-type MOS), for example. Also note that although only twofins 210 and 220 (and trench 215 formed between) are shown for ease of description, any number of similar fins and trenches may be formed on substrate 200 (e.g., hundreds of fins, thousands of fins, millions of fins, etc.) and benefit from the techniques described herein. -
FIG. 3 illustrates a perspective view of the fin structure ofFIG. 2 including shallow trench isolation (STI), provided byisolation regions 202, after depositing 104 insulator material in the trenches 215 and etching the insulator material to recess it below the level offins isolation regions 202 may comprise, for example, an insulator such as silicon dioxide (SiO2) or other suitable insulator material.Deposition 104 to formisolation regions 202 may include atomic layer deposition (ALD), chemical vapor deposition (CVD), spin-on deposition (SOD), high-density plasma (HDP), plasma enhanced chemical deposition (PECVD), and/or some other suitable technique. In cases where patterning hardmask was used to formfins FIG. 2 ) can be removed prior to depositing the trench insulator material. In some cases, the insulator material may be polished flat (planarized) to the level of the top offins fins - In one embodiment, a Ge or SiGe cladding layer may be optionally deposited after
trench etch 102 and before depositing 104 insulator material. For instance, in the embodiment illustrated inFIG. 3 , note thatfin 220 is shown with a cladding layer deposited before depositing 104 insulator material. In this instance the cladding may extend below theisolation regions 202. In such cases, further note that the subsequently grown or otherwise deposited insulator material (or so-called STI material) for filling the trenches 215 can be selected, for example, based on compatibility with the native oxide of the cladding. In another embodiment, fins may include a cladding layer deposited after the depositing 104 and recessing of the insulator material, such as shown with respect tofin 210. In the embodiment shown, cladding has been selectively applied to only the exposed surfaces of theSi fin 210. In other embodiments, cladding may be selectively applied to specific regions of a fin. For instance, only a channel region of a fin may be cladded, such as in an embodiment illustrated below inFIG. 8 . - In one embodiment, after depositing 104 insulator material in the trenches 215 and etching the insulator material to recess it below the level of
fins 210 and 220 a portion of the cladding layer is exposed (assuming a cladding layer was applied earlier in the flow). In this embodiment, the planarization leaves at least a portion of the cladding layer on top of the fin. In this sense, the cladding layer can be used as an etch stop. In still other embodiments where hardmask material is left on top of the fins (for a double-gate configuration), a first layer of the hardmask (e.g., pad oxide) can be used as the etch stop, and which can also be used as a gate oxide if so desired. In still other such embodiments, the pad oxide can be completely removed, and a dummy oxide can be deposited before putting down the dummy gate material. In other embodiments, a high-k dielectric material can be deposited for the gate oxide at this time (or later in the process), as is sometimes done. - In some embodiments, the STI recess etching process at 104 may alter the thickness of the cladding layer that becomes exposed, such that the exposed portions of the cladding layer may be different (e.g., thinner) than the unexposed portions of the cladding layer. In some embodiments, the initial cladding layer thickness accounts for anticipated thinning due to subsequent processing. Further note that, in still other embodiments, the cladding layer may be provisioned with a non-uniform thickness, in effort to account for anticipated thinning in certain locations due to subsequent processing. For instance, the initial thickness in those certain locations may be thicker than the initial thickness in areas that will not be exposed to subsequent processing.
- Although
FIG. 3 shows two alternative embodiments where the cladding layer can be provisioned prior to dummy gate formation, the remainder of this example process flow will assume that the cladding layer is not yet deposited. As will be appreciated in light of this disclosure, the cladding layer can be provisioned at any number of locations within the process to provide advantages as variously indicated herein. -
FIG. 4 illustrates a perspective view of the structure ofFIG. 3 includingdummy gate structure 230 after forming 106 the same onfins fins - In one example embodiment,
dummy gate structure 230 is implemented by first depositing a dummy gate dielectric/oxide (e.g., SiO2) followed by a dummy gate electrode (e.g., dummy polysilicon). The resulting structure is generally designated as 232, andspacer material 240 can be deposited and etched to form theoverall structure 230 shown inFIG. 4 . In the embodiment shown, the top of the dummy gate electrode has been etched away. Such depositions, patterning, and etching can be done using any suitable techniques, as will be apparent. Note thatdummy gate 230 is indicated on top ofspacer material 240 for ease of reference, but further note that a dummy gate typically only includes the dummy gate oxide and dummy electrode layer. -
FIG. 5 illustrates a perspective view of the structure ofFIG. 4 includinginsulator layer 250 after depositing 108 the same and polishinglayer 250 to the top ofdummy gate 230, in accordance with an embodiment.Insulator layer 250 may comprise any suitable insulator material, such as SiO2, deposited by ALD, CVD, SOD, HDP, PECVD, and/or some other suitable technique. -
FIG. 6 illustrates a perspective view of the structure ofFIG. 5 after removing 110dummy gate 230 to re-expose thechannel region 206 offins 210 and 220 (or what may become the channel region once the device is fully fabricated), in accordance with an embodiment. Removing 110dummy gate 230, may include removing any capping layer (e.g., formed by spacer material 240) on top of thedummy gate structure 232, and then removing dummy gate electrode/poly-Si and dummy gate oxide. Such removal may be done using any suitable etch, polish, and/or clean process. - In the embodiment shown,
channel region 206 offins fins fins isolation region 202 to the top of thefins fins 210 and 220 (or what may become the source and drain regions once the device is fully fabricated) have the same initial/first width W1 and height H1 as thechannel region 206 offins trench etch 104, which was performed to formfins substrate 200. As will be discussed below with reference toFIG. 7 , further etching, or other suitable method, may be performed to selectively adjust fin width and/or height prior to disposition of any cladding material. -
FIG. 7 continues fromFIG. 6 and illustrates a perspective view of across-section 700 ofsubstrate 200 after adding an optional Si recess etch tofins cross-section 700 is illustrated as a raised slice ofsubstrate 200, to better show the recessed portion of thefins channel region 206. Thecross-section 700 is cut perpendicular tofins fins - As shown in the embodiment of
FIG. 7 , thinning results infins channel regions 206 offins trench etch 102, for example. It should be noted that, in some examples, the height of the fins (H1) remains the same after necking. In other examples, the height of the fins may be reduced by etching or other suitable means as is apparent in light of this disclosure. This reduction in fin height may be intentional, but may also be a by-product of the thinning etch. Note that transistor performance can be increased by a thinner fin. As will be discussed below, a thin fin may also be advantageous for minimizing overall fin thickness (Si in addition to any cladding) and transferring tensile strain to the core of an Si fin. -
FIG. 8 continues fromFIG. 7 and illustrates the resulting structure ofcross-section 700 after depositing 112cladding layer channel regions 206 offins 210 and 212, respectively, in accordance with an embodiment. In some embodiments,deposition 112 may include using atomic layer epitaxy (ALE), CVD, metal-organic chemical vapor deposition (MOCVD), metal-organic vapor phase epitaxy (MOVPE), gas source-molecular beam epitaxy (GS-MBE), rapid thermal (RT)-CVD, ultra-high vacuum (UHV)-CVD, or some other suitable technique as will be apparent in light of this disclosure. In some embodiments,deposition 112 may be selective, such thatcladding layer fins spacer 240 and insulator layer 250). In some such embodiments, growth conditions (such as growth temperature, pressure of gas flux, etc.), may define the selectivity of the epitaxial growth ofcladding layer deposition 112 is selectively grown only onfins - Note that in some embodiments, the cladding layer is free of crystalline defects such as stacking faults and dislocations. While such stacking faults and dislocations may be present at some acceptably low level, their presence above such a threshold may adversely impact the desired channel strain. In this sense, there is a trade between the germanium percentage and thickness of the
cladding layer cladding layer - With further reference to
FIG. 8 ,cladding layer fins FIG. 6 . To this end, in one example, the addition of thecladding layer cladding layers fins cladding layer - As can be further seen in
FIG. 8 , anoptional capping layer 204 can be deposited to protect thecladding layer cladding layer 224. The deposition techniques for providing theoptional capping layer 204 can be, for example, the same as those used in provisioning the cladding layer (e.g., CVD, RT-CVD, GS-MBE, etc). The thickness of thecapping layer 204 can also vary from one embodiment to the next. In some cases, thecapping layer 204 has a thickness in the range of 10 to 20 Å. In these cases, thickness may be determined with consideration that thecapping layer 204 should be thick enough to improve dielectric interface but thin enough to not significantly reduce the strain the Si. - After provisioning of the
cladding layer optional capping layer 204, the flow may continue in a conventional manner, in some embodiments, or in custom or proprietary manner in still other embodiments. As can be seen,FIGS. 9-10 illustrate that theoptional capping layer 204 was not provided. However, configurations that include thecapping layer 204 will be readily apparent in light of this disclosure. - In some embodiments, a strain transferred to a core of the fin may be proportional to cladding thickness versus fin width. In these embodiments, a ratio of fin width to cladding thickness may be chosen to achieve a desired tensile strain. For example, the ratio of fin width to cladding thickness may be 2:1. In one specific such example, the fin may be 4 nm in width with a cladding thickness of 2 nm, for instance. Stated differently, the cladding layer may include at least 1 nm of thickness for every 2 nm of fin width. However, various other embodiments include different ratios. For instance, ratios of fin width to cladding thickness may be 0.75:1, 0.9:1, 1:1, 3:1, 4:1, etc. Factors for determining the ratio to achieve a desired tensile strain may include fin thickness and cladding composition. For instance, a thicker fin may require a ratio which favors more cladding material (e.g., 2 nm of cladding thickness for every 1 nm of fin width). In another instance, material of
cladding layer cladding layer -
FIG. 9 illustrates a simplified representation of the structure ofFIG. 8 and resulting tensile strain in the Si core offin 210 caused by a cladding layer, in accordance with an embodiment. In the simplified representation only onefin 210 is illustrated for ease of description.Schematic 260 illustrates how the lattice constant of Ge-rich cladding (dark grey) is larger than that of the fin's Si core (˜4.17% larger). This mismatch results in the interface being under strain and can cause generation of so-called dislocations within the fin, the Ge percentage should be chosen to maximize the performance improvement without forming dislocations in the device. Likewise, schematic 270 illustrates how adjacent layers of cladding material cause compressive strain in thecladding layer 214. It should be recognized, having benefit of this disclosure, that because strain has the most effect at the interface of the Si fin and the cladding, cladding techniques disclosed herein transfer a large strain to the core of the fin, and thus, enhance carrier mobility, particularly for NMOS devices. Further, it should be noted that the cladding layer may be mutually beneficial to PMOS devices as well, because the compressive strain in the cladding layer enhances carrier (hole) mobility. Accordingly, techniques and methods disclosed herein could be utilized when constructing NMOS regions as well as adjacent PMOS regions (e.g., 210 as an NMOS device and 220 as a PMOS device). -
Method 100 ofFIG. 1 may optionally continue with forming 116 one or more semiconductor devices as is conventionally done, in accordance with some embodiments. For example,FIG. 10 illustrates a perspective view of the structure ofFIGS. 6-7 after additional processing to form a semiconductor device (e.g., after completing the replacement gate process and source/drain doping/formation). In this example embodiment, a finned transistor (e.g., a tri-gate or FinFET) has been formed. As can be seen inFIG. 10 , only onefin 210 is shown for illustrative purposes. As can also be seen,fin 210 maintained first width W1 in the source and drainregions deposition 112 of the cladding layer). - With further reference to
FIG. 10 ,gate electrode 262 was deposited/formed to replacedummy gate electrode 232, in this embodiment, and a gate dielectric is formed directly undergate electrode 262, as typically done (e.g., high-k gate dielectric, in some embodiments). As can also be seen,spacers 240 are formed around gate stack 260 (which generally includesgate electrode 262 and the gate dielectric) andgate stack 260 also has hardmask 270 formed thereon (which may be removed to form a metal gate contact).Gate electrode 262 and gate dielectric may be formed using any suitable technique and from any suitable materials. For example,replacement gate 260 can be formed using any of a wide variety of processes, including CVD, physical vapor deposition (PVD), a metal deposition process, and/or any combination thereof. In some embodiments,gate electrode 262 may comprise any of a wide range of materials, such as polysilicon or various suitable metals (e.g., aluminum (Al), tungsten (W), titanium (Ti), copper (Cu), or any other suitable metal or alloy). Other suitable configurations, materials, and processes for forming a replacement gate or replacement metal gate (RMG) will depend on a given application and will be apparent in light of this disclosure. - With further reference to
FIG. 10 , an etching process (e.g., any suitable wet or dry etching process) was performed to expose the source and drainregions fin 210 as shown. The source/drain regions 208/209 can be formed using a recess-and-replace process as previously explained. Alternatively, source/drain regions 208/209 can be formed using an ion implantation process once exposed by way of an etch process.Method 100 to form a semiconductor device (specifically, a finned transistor device) may include additional or alternative processes as will be apparent in light of this disclosure. For example, the method may continue with source/drain processing and may include the deposition of source/drain metal contacts or contact layers. Such metallization of the source and drain contacts can be carried out, for example, using a silicidation process (generally, deposition of contact metal and subsequent annealing). For instance, silicidation with nickel, aluminum, nickel-platinum or nickel-aluminum or other alloys of nickel and aluminum, or titanium with or without germanium pre-amorphization implants can be used to form a low resistance silicide/germanide. - With respect to forming a N+ doped source/drain region for NMOS (as shown), a trench is etched into the substrate (e.g., by reactive ion etching). In this example configuration, the etching is constrained on one side by the previously formed STI neighboring each source/drain region (not shown, for simplicity). Then, an embedded epitaxial source/drain can be grown which fills the trench as indicated in
FIG. 10 . The trench may be filled, for example, using a growth of silicon to maximize the lateral tensile strain in the core for NMOS devices or, in another example, using SiGe from 10-50% Ge for a PMOS device. The source/drain doping may be done, for instance, by in-situ doping using a Phosphine source for NMOS or diborine source for PMOS. The embedded epitaxial source/drain only grows in the trench because, for example, all other material is masked or covered. Note that if fabricating a complementary device having both PMOS and NMOS, the PMOS side can be covered by an oxide mask during NMOS doping region formation, in some embodiments. A source/drain implant may be used in some embodiments. - Simulation showed stress state in the fin and cladding layers based on fins of varying length (e.g., multi-gate fins). For instance, in one example embodiment, a simulated stress for Ge-containing cladding on Si fin structures was determined. In particular, for a Ge cladding layer, a large compressive stress occurs in the Ge cladding and Si core of a fin along both vertical and current flow when using a fin of a length sufficient for only three gates (e.g., Ge˜−3.0 GPa and Si˜3.2 GPa). As the length of the fin is increased, and additional gates are added thereon, the stress state and mobility enhancement decline. For example, five gates yielded a stress state of −4.0 GPa for the cladding and ˜2.0 GPa for the Si fin core. Likewise, nine gates yielded a stress state of ˜−5.5 GPa for the cladding and ˜1.5 GPA for the Si core of the fin. This observed phenomenon may be the result of, for example, free surface created by a short fin allowing the cladding to expand, and thus, increase the tensile strain along the current flow direction. Accordingly, it was concluded that an additional stressor (e.g., epitaxial source/drains) would result in an enhancement that is less dependent of fin length. In some embodiments, addition of embedded Si epitaxial source/drain regions that contain edge dislocations further enhances the stress regardless of long and short (e.g., isolated devices).
- Example System
-
FIG. 11 illustrates a computing system implemented with one or more integrated circuit structures configured in accordance with an embodiment of the present disclosure. As can be seen, thecomputing system 1000 houses amotherboard 1002. Themotherboard 1002 may include a number of components, including but not limited to aprocessor 1004 and at least one communication chip 1006 (two are shown in this example), each of which can be physically and electrically coupled to themotherboard 1002, or otherwise integrated therein. As will be appreciated, themotherboard 1002 may be, for example, any printed circuit board, whether a main board or a daughterboard mounted on a main board or the only board ofsystem 1000, etc. Depending on its applications,computing system 1000 may include one or more other components that may or may not be physically and electrically coupled to themotherboard 1002. These other components may include, but are not limited to, volatile memory (e.g., DRAM), non-volatile memory (e.g., ROM), a graphics processor, a digital signal processor, a crypto processor, a chipset, an antenna, a display, a touchscreen display, a touchscreen controller, a battery, an audio codec, a video codec, a power amplifier, a global positioning system (GPS) device, a compass, an accelerometer, a gyroscope, a speaker, a camera, and a mass storage device (such as hard disk drive, compact disk (CD), digital versatile disk (DVD), and so forth). Any of the components included incomputing system 1000 may include one or more integrated circuit structures configured with transistors having cladded channels as described herein. In some embodiments, multiple functions can be integrated into one or more chips (e.g., for instance, note that thecommunication chip 1006 can be part of or otherwise integrated into the processor 1004). - The
communication chip 1006 enables wireless communications for the transfer of data to and from thecomputing system 1000. The term “wireless” and its derivatives may be used to describe circuits, devices, systems, methods, techniques, communications channels, etc., that may communicate data through the use of modulated electromagnetic radiation through a non-solid medium. The term does not imply that the associated devices do not contain any wires, although in some embodiments they might not. Thecommunication chip 1006 may implement any of a number of wireless standards or protocols, including but not limited to Wi-Fi (IEEE 802.11 family), WiMAX (IEEE 802.16 family), IEEE 802.20, long term evolution (LTE), Ev-DO, HSPA+, HSDPA+, HSUPA+, EDGE, GSM, GPRS, CDMA, TDMA, DECT, Bluetooth, derivatives thereof, as well as any other wireless protocols that are designated as 3G, 4G, 5G, and beyond. Thecomputing system 1000 may include a plurality ofcommunication chips 1006. For instance, afirst communication chip 1006 may be dedicated to shorter range wireless communications such as Wi-Fi and Bluetooth and asecond communication chip 1006 may be dedicated to longer range wireless communications such as GPS, EDGE, GPRS, CDMA, WiMAX, LTE, Ev-DO, and others. - The
processor 1004 of thecomputing system 1000 includes an integrated circuit die packaged within theprocessor 1004. In some embodiments of the present disclosure, the integrated circuit die of theprocessor 1004 includes one or more transistors having SiGe or Ge cladded channels (fully and/or partially clad) as described herein. The term “processor” may refer to any device or portion of a device that processes, for instance, electronic data from registers and/or memory to transform that electronic data into other electronic data that may be stored in registers and/or memory. - The
communication chip 1006 may also include an integrated circuit die packaged within thecommunication chip 1006. In accordance with some such example embodiments, the integrated circuit die of thecommunication chip 1006 includes one or more transistors having SiGe or Ge cladded channels as described herein. As will be appreciated in light of this disclosure, note that multi-standard wireless capability may be integrated directly into the processor 1004 (e.g., where functionality of anychips 1006 is integrated intoprocessor 1004, rather than having separate communication chips). Further note thatprocessor 1004 may be a chip set having such wireless capability. In short, any number ofprocessor 1004 and/orcommunication chips 1006 can be used. Likewise, any one chip or chip set can have multiple functions integrated therein. - In various implementations, the
computing system 1000 may be a laptop, a netbook, a notebook, a smartphone, a tablet, a personal digital assistant (PDA), an ultra-mobile PC, a mobile phone, a desktop computer, a server, a printer, a scanner, a monitor, a set-top box, an entertainment control unit, a digital camera, a portable music player, or a digital video recorder. In further implementations, thesystem 1000 may be any other electronic device that processes data or employs transistor devices having cladded channels as described herein (e.g., NMOS Si fin-based transistors configured with SiGe or Ge cladded channels). As will be appreciated in light of this disclosure, various embodiments of the present disclosure can be used to improve performance on products fabricated at any process node (e.g., in the micron range, or sub-micron and beyond) by allowing for the use of transistors having stress-enhanced channel and increase mobility. - The following examples pertain to further embodiments, from which numerous permutations and configurations will be apparent.
- Example 1 is an NMOS semiconductor device, comprising: a fin on a substrate, the fin comprising a semiconductor material and having channel region and corresponding source/drain regions adjacent thereto, wherein the fin has a first width (W1); a cladding layer of germanium or silicon germanium (SiGe) on one or more surfaces of the channel region of the fin; a gate dielectric layer over the cladding layer; a gate electrode on the gate dielectric layer; and N+ doped source/drain material in each of the source/drain regions.
- Example 2 includes the subject matter of Example 1, wherein the substrate is comprised of a silicon wafer in a (110) orientation, and wherein the fin is configured with a <110> channel orientation.
- Example 3 includes the subject matter of any of Examples 1-2, further comprising a capping layer between the cladding layer and the gate dielectric layer.
- Example 4 includes the subject matter of any of Examples 1-3, wherein the capping layer comprises silicon.
- Example 5 includes the subject matter of any of Examples 1-4, wherein the cladding layer is comprised of between 10 atomic % to 90 atomic % germanium.
- Example 6 includes the subject matter of any of Examples 1-5, wherein the cladding layer covers opposing side portions and a top portion of the fin in the channel region.
- Example 7 includes the subject matter of any of Examples 1-6, wherein the cladding layer has a thickness of 2 nm or less.
- Example 8 includes the subject matter of any of Examples 1-7, wherein the fin width is non-uniform.
- Example 9 includes the subject matter of any of Examples 1-8, wherein the base of the fin is equal to W1 and the top of the fin is a second width (W2).
- Example 10 includes the subject matter of any of Examples 1-9, wherein W1 is 4 nm or greater.
- Example 11 includes the subject matter of any of Examples 1-9, wherein W1 is less than or equal to 4 nm.
- Example 12 includes the subject matter of any of Examples 1-11, wherein the fin includes a third width (W3), wherein W3 is an overall width based on a thickness of the cladding layer and a width of the fin.
- Example 13 includes the subject matter of Example 12, wherein W3 is equal to or less than W1.
- Example 14 includes the subject matter of Example 12, wherein W3 is equal to or greater than W1.
- Example 15 includes the subject matter of any of Examples 1-14, wherein the cladding layer is deposited such that the ratio of cladding thickness to fin width is a ratio of at least 1 nm of cladding layer for every 2 nm of fin width.
- Example 16 includes the subject matter of any of Examples 1-15, wherein the cladding layer has a non-uniform thickness.
- Example 17 includes the subject matter of any of Examples 1-16, wherein the cladding layer material is free from crystalline defects.
- Example 18 is an integrated circuit comprising the NMOS semiconductor device of any of Examples 1-17.
- Example 19 is a complementary metal oxide semiconductor (CMOS) comprising the NMOS semiconductor device of any of Examples 1-17.
- Example 20 is a mobile computing system comprising the device of any of Examples 1-17.
- Example 21 is a method of forming a NMOS semiconductor device, the method comprising: forming at least one fin in or on a substrate, wherein the at least one fin has a first width (W1); depositing an insulator material in the trenches; forming a dummy gate on a channel region of the at least one fin; depositing an additional insulator material over surfaces of the at least one fin; removing the dummy gate to expose the channel region of the at least one fin; and depositing a cladding layer on one or more surfaces of the channel region of the at least one fin.
- Example 22 includes the subject matter of Example 21, wherein the cladding layer is comprised of germanium (Ge) or silicon germanium (SiGe).
- Example 23 includes the subject matter of any of Examples 21-22, wherein the cladding layer is comprised of between 10% to 90% Ge.
- Example 24 includes the subject matter of any of Examples 21-23, wherein the substrate comprises silicon (Si).
- Example 25 includes the subject matter of any of Examples 21-24, wherein forming the at least one fin in or on a substrate further includes epitaxially growing the at least one fin.
- Example 26 includes the subject matter of any of Examples 21-25, wherein forming the at least one fin in or on a substrate further includes performing a trench etch to form the at least one fin.
- Example 27 includes the subject matter of any of Examples 21-26, wherein forming the at least one fin in or on a substrate further includes the substrate being comprised of a (110) oriented Si wafer.
- Example 28 includes the subject matter of any of Examples 21-27, wherein W1 is in the range of 5 to 20 nm.
- Example 29 includes the subject matter of any of Examples 21-28, wherein W1 is equal to or greater than 10 nm.
- Example 30 includes the subject matter of any of Examples 21-27, wherein W1 is equal to or less than 4 nm.
- Example 31 includes the subject matter of any of Examples 21-30, further comprising thinning the at least one fin in the channel region to have a second width (W2).
- Example 32 includes the subject matter of any of Examples 21-31, wherein depositing a cladding layer on one or more surfaces of the channel region of the at least one fin includes selectively depositing the cladding layer on the one or more surfaces of the channel region.
- Example 33 includes the subject matter of any of Examples 21-32, wherein depositing a cladding layer on one or more surfaces of the channel region of the at least one fin includes depositing cladding layer on each surface of the fin, and at least some of the cladding extends below the insulation deposited in the trenches.
- Example 34 includes the subject matter of any of Examples 21-33, wherein depositing a cladding layer on one or more surfaces of the channel region of the at least one fin includes etching the cladding layer to a desired thickness after deposition.
- Example 35 includes the subject matter of any of Examples 21-34, wherein the cladding layer is 2 nm thick or less.
- Example 36 includes the subject matter of any of Examples 21-35, wherein depositing a cladding layer on one or more surfaces of the channel region of the at least one fin includes the fin having a third width (W3).
- Example 37 includes the subject matter of Example 36, wherein W3 is equal to or less than W1.
- Example 38 includes the subject matter of Example 36, wherein W3 is equal to or greater than W1.
- Example 39 includes the subject matter of any of Examples 21-38, further comprising selecting a thickness of the cladding layer such that for every 1 nm of fin width 2 nm of cladding layer is deposited.
- Example 40 includes the subject matter of any of Examples 21-39, further comprising depositing a capping layer on the cladding layer.
- Example 41 includes the subject matter of any of Examples 21-40, wherein the capping layer comprises silicon.
- Example 42 is a mobile computing system, comprising: a printed circuit board; a processor operatively coupled to the printed circuit board; a memory operatively coupled to the printed circuit board and in communication with the processor; and a wireless communication chip operatively coupled to the printed circuit board and in communication with the processor; wherein at least one of the processor, wireless communication chip, and/or the memory comprises a NMOS semiconductor device including: a fin on a substrate, the fin comprising a semiconductor material and having channel region and corresponding source/drain regions adjacent thereto; a cladding layer of germanium (Ge) or silicon germanium (SiGe) on one or more surfaces of the channel region of the fin; a gate dielectric layer over the cladding layer; a gate electrode on the gate dielectric layer; and N+ doped source/drain material in each of the source/drain regions.
- Example 43 includes the subject matter of Example 42, wherein the NMOS semiconductor device further includes a capping layer between the cladding layer and the gate dielectric layer, and the capping layer comprises silicon.
- Example 44 includes the subject matter of any of Examples 41-42, wherein the fin is silicon, and the cladding layer is SiGe.
- Example 45 includes the subject matter of any of Examples 41-44, wherein the source/drain regions include embedded epitaxially grown silicon.
- Example 46 includes the subject matter of any of Examples 41-45, wherein the fin includes a first width (W1) throughout the fin.
- Example 47 includes the subject matter of any of Examples 41-45, wherein the fin includes a first width (W1) at a base of the substrate and a second width (W2) at a top of the fin.
- Example 48 includes the subject matter of any of Examples 41-47, wherein W1 is greater than 10 nm and W2 is 10 nm or less.
- Example 49 includes the subject matter of any of Examples 41-47, wherein W2 is 4 nm or less.
- Example 50 includes the subject matter of any of Examples 41-49, wherein the fin includes a third width (W3), wherein W3 is an overall width of the fin based on a thickness of the cladding layer and a width of the fin.
- Example 51 includes the subject matter of Example 50, wherein W3 includes a ratio of at least 1 nm of cladding layer for every 2 nm of fin width.
- Example 52 includes the subject matter of any of Examples 41-51, wherein the cladding layer has a thickness of 2 nm or less.
- The foregoing description of example embodiments has been presented for the purposes of illustration and description. It is not intended to be exhaustive or to limit the present disclosure to the precise forms disclosed. Many modifications and variations are possible in light of this disclosure. It is intended that the scope of the present disclosure be limited not by this detailed description, but rather by the claims appended hereto. Future filed applications claiming priority to this application may claim the disclosed subject matter in a different manner, and may generally include any set of one or more limitations as variously disclosed or otherwise demonstrated herein.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/998,382 US20200381549A1 (en) | 2014-03-27 | 2020-08-20 | High mobility strained channels for fin-based nmos transistors |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/US2014/032039 WO2015147836A1 (en) | 2014-03-27 | 2014-03-27 | High mobility strained channels for fin-based nmos transistors |
US201615117590A | 2016-08-09 | 2016-08-09 | |
US16/214,946 US10854752B2 (en) | 2014-03-27 | 2018-12-10 | High mobility strained channels for fin-based NMOS transistors |
US16/998,382 US20200381549A1 (en) | 2014-03-27 | 2020-08-20 | High mobility strained channels for fin-based nmos transistors |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/214,946 Continuation US10854752B2 (en) | 2014-03-27 | 2018-12-10 | High mobility strained channels for fin-based NMOS transistors |
Publications (1)
Publication Number | Publication Date |
---|---|
US20200381549A1 true US20200381549A1 (en) | 2020-12-03 |
Family
ID=54196153
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/117,590 Active US10153372B2 (en) | 2014-03-27 | 2014-03-27 | High mobility strained channels for fin-based NMOS transistors |
US16/214,946 Active 2034-05-08 US10854752B2 (en) | 2014-03-27 | 2018-12-10 | High mobility strained channels for fin-based NMOS transistors |
US16/998,382 Pending US20200381549A1 (en) | 2014-03-27 | 2020-08-20 | High mobility strained channels for fin-based nmos transistors |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/117,590 Active US10153372B2 (en) | 2014-03-27 | 2014-03-27 | High mobility strained channels for fin-based NMOS transistors |
US16/214,946 Active 2034-05-08 US10854752B2 (en) | 2014-03-27 | 2018-12-10 | High mobility strained channels for fin-based NMOS transistors |
Country Status (7)
Country | Link |
---|---|
US (3) | US10153372B2 (en) |
EP (1) | EP3123518A4 (en) |
KR (2) | KR102201112B1 (en) |
CN (1) | CN106030818B (en) |
SG (1) | SG11201606392UA (en) |
TW (1) | TWI637508B (en) |
WO (1) | WO2015147836A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11450772B2 (en) | 2017-11-30 | 2022-09-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fin field-effect transistor device and method |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
SG11201606392UA (en) | 2014-03-27 | 2016-09-29 | Intel Corp | High mobility strained channels for fin-based nmos transistors |
US10269968B2 (en) * | 2015-06-03 | 2019-04-23 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device including fin structures and manufacturing method thereof |
US9859430B2 (en) * | 2015-06-30 | 2018-01-02 | International Business Machines Corporation | Local germanium condensation for suspended nanowire and finFET devices |
US10361219B2 (en) * | 2015-06-30 | 2019-07-23 | International Business Machines Corporation | Implementing a hybrid finFET device and nanowire device utilizing selective SGOI |
US9905649B2 (en) | 2016-02-08 | 2018-02-27 | International Business Machines Corporation | Tensile strained nFET and compressively strained pFET formed on strain relaxed buffer |
CN107104144B (en) * | 2016-02-22 | 2019-12-27 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor device and method for manufacturing the same |
US20170250268A1 (en) * | 2016-02-25 | 2017-08-31 | Taiwan Semiconductor Manufacturing Co., Ltd. | Fin field effect transistor and method for fabricating the same |
US9917154B2 (en) | 2016-06-29 | 2018-03-13 | International Business Machines Corporation | Strained and unstrained semiconductor device features formed on the same substrate |
TWI624064B (en) * | 2016-08-29 | 2018-05-11 | 雋佾科技有限公司 | Wavy fet structure |
US11088033B2 (en) * | 2016-09-08 | 2021-08-10 | International Business Machines Corporation | Low resistance source-drain contacts using high temperature silicides |
KR102427152B1 (en) * | 2016-12-12 | 2022-07-28 | 어플라이드 머티어리얼스, 인코포레이티드 | Method of Forming Conformal Epitaxial Semiconductor Cladding Material Over Fin Field Effect Transistor (FINFET) Devices |
CN110047926B (en) | 2018-01-15 | 2023-08-29 | 联华电子股份有限公司 | Semiconductor device and method for manufacturing the same |
US10665770B2 (en) * | 2018-03-06 | 2020-05-26 | Intel Corporation | Fin strain in quantum dot devices |
US11054748B2 (en) | 2018-09-21 | 2021-07-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Dummy insertion for improving throughput of electron beam lithography |
US11094597B2 (en) | 2018-09-28 | 2021-08-17 | Taiwan Semiconductor Manufacturing Co., Ltd. | Structure and formation method of semiconductor device with fin structures |
CN109671779B (en) * | 2018-11-22 | 2022-05-10 | 长江存储科技有限责任公司 | Semiconductor device and forming method thereof |
US11569231B2 (en) | 2019-03-15 | 2023-01-31 | Intel Corporation | Non-planar transistors with channel regions having varying widths |
US11670551B2 (en) * | 2019-09-26 | 2023-06-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Interface trap charge density reduction |
US11670723B2 (en) * | 2020-05-12 | 2023-06-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Silicon channel tempering |
US20230095191A1 (en) * | 2021-09-24 | 2023-03-30 | Intel Corporation | Transistors with reduced epitaxial source/drain span via etch-back for improved cell scaling |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090152589A1 (en) * | 2007-12-17 | 2009-06-18 | Titash Rakshit | Systems And Methods To Increase Uniaxial Compressive Stress In Tri-Gate Transistors |
US20150255457A1 (en) * | 2014-03-04 | 2015-09-10 | International Business Machines Corporation | Methods and apparatus to form fin structures of different compositions on a same wafer via mandrel and diffusion |
US20170200744A1 (en) * | 2011-12-21 | 2017-07-13 | Intel Corporation | Methods for forming fins for metal oxide semiconductor device structures |
Family Cites Families (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6475869B1 (en) | 2001-02-26 | 2002-11-05 | Advanced Micro Devices, Inc. | Method of forming a double gate transistor having an epitaxial silicon/germanium channel region |
US7358121B2 (en) * | 2002-08-23 | 2008-04-15 | Intel Corporation | Tri-gate devices and methods of fabrication |
US7154118B2 (en) * | 2004-03-31 | 2006-12-26 | Intel Corporation | Bulk non-planar transistor having strained enhanced mobility and methods of fabrication |
US20060003309A1 (en) | 2004-07-02 | 2006-01-05 | Akin James W | Method of frozen donor egg banking |
KR100618852B1 (en) * | 2004-07-27 | 2006-09-01 | 삼성전자주식회사 | Semiconductor device having high operating current |
US7348284B2 (en) | 2004-08-10 | 2008-03-25 | Intel Corporation | Non-planar pMOS structure with a strained channel region and an integrated strained CMOS flow |
US20070090416A1 (en) * | 2005-09-28 | 2007-04-26 | Doyle Brian S | CMOS devices with a single work function gate electrode and method of fabrication |
WO2007046150A1 (en) * | 2005-10-21 | 2007-04-26 | Fujitsu Limited | Fin type semiconductor device and method for manufacturing same |
US8017463B2 (en) | 2006-12-29 | 2011-09-13 | Intel Corporation | Expitaxial fabrication of fins for FinFET devices |
US7897994B2 (en) * | 2007-06-18 | 2011-03-01 | Texas Instruments Incorporated | Method of making (100) NMOS and (110) PMOS sidewall surface on the same fin orientation for multiple gate MOSFET with DSB substrate |
US20090001415A1 (en) * | 2007-06-30 | 2009-01-01 | Nick Lindert | Multi-gate transistor with strained body |
CN101853882B (en) | 2009-04-01 | 2016-03-23 | 台湾积体电路制造股份有限公司 | There is the high-mobility multiple-gate transistor of the switch current ratio of improvement |
KR101298378B1 (en) * | 2009-09-16 | 2013-08-20 | 가부시끼가이샤 도시바 | Semiconductor device and method for manufacturing same |
US8310013B2 (en) | 2010-02-11 | 2012-11-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating a FinFET device |
US8368146B2 (en) | 2010-06-15 | 2013-02-05 | International Business Machines Corporation | FinFET devices |
KR101222488B1 (en) | 2010-06-29 | 2013-01-16 | 한국기계연구원 | Method and flexible face for inorganic el display |
DE102010038742B4 (en) * | 2010-07-30 | 2016-01-21 | Globalfoundries Dresden Module One Llc & Co. Kg | Method and semiconductor device based on a deformation technology in three-dimensional transistors based on a deformed channel semiconductor material |
US8349692B2 (en) | 2011-03-08 | 2013-01-08 | Globalfoundries Singapore Pte. Ltd. | Channel surface technique for fabrication of FinFET devices |
US9761666B2 (en) * | 2011-06-16 | 2017-09-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Strained channel field effect transistor |
US8729634B2 (en) | 2012-06-15 | 2014-05-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFET with high mobility and strain channel |
US8847281B2 (en) * | 2012-07-27 | 2014-09-30 | Intel Corporation | High mobility strained channels for fin-based transistors |
US8501607B1 (en) | 2012-11-07 | 2013-08-06 | Globalfoundries Inc. | FinFET alignment structures using a double trench flow |
US20140264488A1 (en) * | 2013-03-15 | 2014-09-18 | Globalfoundries Inc. | Methods of forming low defect replacement fins for a finfet semiconductor device and the resulting devices |
WO2015047341A1 (en) * | 2013-09-27 | 2015-04-02 | Intel Corporation | Non-planar semiconductor devices having multi-layered compliant substrates |
SG11201606392UA (en) * | 2014-03-27 | 2016-09-29 | Intel Corp | High mobility strained channels for fin-based nmos transistors |
-
2014
- 2014-03-27 SG SG11201606392UA patent/SG11201606392UA/en unknown
- 2014-03-27 KR KR1020167023170A patent/KR102201112B1/en active IP Right Grant
- 2014-03-27 CN CN201480076490.1A patent/CN106030818B/en active Active
- 2014-03-27 US US15/117,590 patent/US10153372B2/en active Active
- 2014-03-27 EP EP14887192.4A patent/EP3123518A4/en active Pending
- 2014-03-27 WO PCT/US2014/032039 patent/WO2015147836A1/en active Application Filing
- 2014-03-27 KR KR1020217000231A patent/KR20210005324A/en not_active Application Discontinuation
-
2015
- 2015-02-09 TW TW104104231A patent/TWI637508B/en active
-
2018
- 2018-12-10 US US16/214,946 patent/US10854752B2/en active Active
-
2020
- 2020-08-20 US US16/998,382 patent/US20200381549A1/en active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090152589A1 (en) * | 2007-12-17 | 2009-06-18 | Titash Rakshit | Systems And Methods To Increase Uniaxial Compressive Stress In Tri-Gate Transistors |
US20170200744A1 (en) * | 2011-12-21 | 2017-07-13 | Intel Corporation | Methods for forming fins for metal oxide semiconductor device structures |
US20150255457A1 (en) * | 2014-03-04 | 2015-09-10 | International Business Machines Corporation | Methods and apparatus to form fin structures of different compositions on a same wafer via mandrel and diffusion |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11450772B2 (en) | 2017-11-30 | 2022-09-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fin field-effect transistor device and method |
Also Published As
Publication number | Publication date |
---|---|
WO2015147836A1 (en) | 2015-10-01 |
US10854752B2 (en) | 2020-12-01 |
CN106030818A (en) | 2016-10-12 |
CN106030818B (en) | 2020-09-01 |
EP3123518A4 (en) | 2017-11-22 |
US10153372B2 (en) | 2018-12-11 |
KR20160136296A (en) | 2016-11-29 |
KR20210005324A (en) | 2021-01-13 |
SG11201606392UA (en) | 2016-09-29 |
TWI637508B (en) | 2018-10-01 |
KR102201112B1 (en) | 2021-01-12 |
US20160351701A1 (en) | 2016-12-01 |
EP3123518A1 (en) | 2017-02-01 |
TW201543667A (en) | 2015-11-16 |
US20190115466A1 (en) | 2019-04-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10854752B2 (en) | High mobility strained channels for fin-based NMOS transistors | |
US9893149B2 (en) | High mobility strained channels for fin-based transistors | |
US20210210514A1 (en) | Fins for metal oxide semiconductor device structures | |
US20220028747A1 (en) | Self-aligned 3-d epitaxial structures for mos device fabrication | |
EP3161870B1 (en) | Techniques for forming ge/sige-channel and iii-v-channel transistors on the same die | |
US9105723B2 (en) | Multi-height FinFETs with coplanar topography | |
CN108028277B (en) | Semiconductor device contact with increased contact area | |
KR102475832B1 (en) | Transistor with subfin layer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: APPLICATION DISPATCHED FROM PREEXAM, NOT YET DOCKETED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
AS | Assignment |
Owner name: DAEDALUS PRIME LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTEL CORPORATION;REEL/FRAME:060392/0603 Effective date: 20220603 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
AS | Assignment |
Owner name: DAEDALUS PRIME LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTEL CORPORATION;REEL/FRAME:062746/0654 Effective date: 20210426 |
|
AS | Assignment |
Owner name: DAEDALUS PRIME LLC, NEW YORK Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE US PATENT 10,592,626 SHOULD HAVE BEEN IDENTIFIED AS 10,593,626. PREVIOUSLY RECORDED ON REEL 060392 FRAME 0603. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:INTEL CORPORATION;REEL/FRAME:063695/0134 Effective date: 20220603 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |