US20200335694A1 - Rram cell structure with laterally offset beva/teva - Google Patents
Rram cell structure with laterally offset beva/teva Download PDFInfo
- Publication number
- US20200335694A1 US20200335694A1 US16/910,609 US202016910609A US2020335694A1 US 20200335694 A1 US20200335694 A1 US 20200335694A1 US 202016910609 A US202016910609 A US 202016910609A US 2020335694 A1 US2020335694 A1 US 2020335694A1
- Authority
- US
- United States
- Prior art keywords
- top electrode
- layer
- memory device
- over
- electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 125000006850 spacer group Chemical group 0.000 claims description 14
- 238000013500 data storage Methods 0.000 claims description 5
- 239000003989 dielectric material Substances 0.000 claims description 5
- 239000010410 layer Substances 0.000 description 78
- 210000004027 cell Anatomy 0.000 description 55
- 229910052751 metal Inorganic materials 0.000 description 26
- 239000002184 metal Substances 0.000 description 26
- 230000015654 memory Effects 0.000 description 23
- 239000004065 semiconductor Substances 0.000 description 21
- 230000003667 anti-reflective effect Effects 0.000 description 17
- 238000000034 method Methods 0.000 description 16
- 239000000463 material Substances 0.000 description 10
- 238000005530 etching Methods 0.000 description 9
- 238000010586 diagram Methods 0.000 description 5
- 229910052581 Si3N4 Inorganic materials 0.000 description 4
- 239000010949 copper Substances 0.000 description 4
- 230000037361 pathway Effects 0.000 description 4
- 230000008569 process Effects 0.000 description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 4
- 239000010936 titanium Substances 0.000 description 4
- 238000007598 dipping method Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 230000014759 maintenance of location Effects 0.000 description 3
- 238000001465 metallisation Methods 0.000 description 3
- 238000000059 patterning Methods 0.000 description 3
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 2
- 230000004075 alteration Effects 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(iv) oxide Chemical compound O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 2
- 230000000670 limiting effect Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000001681 protective effect Effects 0.000 description 2
- 230000002829 reductive effect Effects 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- 239000004642 Polyimide Substances 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000002159 abnormal effect Effects 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- UMIVXZPTRXBADB-UHFFFAOYSA-N benzocyclobutene Chemical compound C1=CC=C2CCC2=C1 UMIVXZPTRXBADB-UHFFFAOYSA-N 0.000 description 1
- 210000003850 cellular structure Anatomy 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000007667 floating Methods 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 229920000636 poly(norbornene) polymer Polymers 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 239000004810 polytetrafluoroethylene Substances 0.000 description 1
- 229920001343 polytetrafluoroethylene Polymers 0.000 description 1
- 229910021426 porous silicon Inorganic materials 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/821—Device geometry
- H10N70/826—Device geometry adapted for essentially vertical current flow, e.g. sandwich or pillar type devices
- H10N70/8265—Device geometry adapted for essentially vertical current flow, e.g. sandwich or pillar type devices on sidewalls of dielectric structures, e.g. mesa-shaped or cup-shaped devices
-
- H01L45/124—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B53/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors
- H10B53/30—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors characterised by the memory core region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/30—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having three or more electrodes, e.g. transistors
-
- H01L27/2436—
-
- H01L45/04—
-
- H01L45/08—
-
- H01L45/1233—
-
- H01L45/1253—
-
- H01L45/146—
-
- H01L45/16—
-
- H01L45/1675—
-
- H01L45/1683—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/061—Shaping switching materials
- H10N70/063—Shaping switching materials by etching of pre-deposited switching material layers, e.g. lithography
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/061—Shaping switching materials
- H10N70/066—Shaping switching materials by filling of openings, e.g. damascene method
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
- H10N70/24—Multistable switching devices, e.g. memristors based on migration or redistribution of ionic species, e.g. anions, vacancies
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/821—Device geometry
- H10N70/826—Device geometry adapted for essentially vertical current flow, e.g. sandwich or pillar type devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/841—Electrodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/883—Oxides or nitrides
- H10N70/8833—Binary metal oxides, e.g. TaOx
-
- H01L45/06—
-
- H01L45/065—
-
- H01L45/085—
-
- H01L45/10—
-
- H01L45/12—
-
- H01L45/1206—
-
- H01L45/1213—
-
- H01L45/122—
-
- H01L45/1226—
-
- H01L45/1246—
-
- H01L45/126—
-
- H01L45/1266—
-
- H01L45/1273—
-
- H01L45/1286—
-
- H01L45/1293—
-
- H01L45/14—
-
- H01L45/141—
-
- H01L45/142—
-
- H01L45/143—
-
- H01L45/144—
-
- H01L45/145—
-
- H01L45/147—
-
- H01L45/148—
-
- H01L45/149—
-
- H01L45/1608—
-
- H01L45/1616—
-
- H01L45/1625—
-
- H01L45/1633—
-
- H01L45/1641—
-
- H01L45/165—
-
- H01L45/1658—
-
- H01L45/1666—
-
- H01L45/1691—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/021—Formation of switching materials, e.g. deposition of layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/021—Formation of switching materials, e.g. deposition of layers
- H10N70/023—Formation of switching materials, e.g. deposition of layers by chemical vapor deposition, e.g. MOCVD, ALD
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/021—Formation of switching materials, e.g. deposition of layers
- H10N70/026—Formation of switching materials, e.g. deposition of layers by physical vapor deposition, e.g. sputtering
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/021—Formation of switching materials, e.g. deposition of layers
- H10N70/028—Formation of switching materials, e.g. deposition of layers by conversion of electrode material, e.g. oxidation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/041—Modification of switching materials after formation, e.g. doping
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/041—Modification of switching materials after formation, e.g. doping
- H10N70/043—Modification of switching materials after formation, e.g. doping by implantation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/041—Modification of switching materials after formation, e.g. doping
- H10N70/046—Modification of switching materials after formation, e.g. doping by diffusion, e.g. photo-dissolution
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/061—Shaping switching materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/061—Shaping switching materials
- H10N70/068—Shaping switching materials by processes specially adapted for achieving sub-lithographic dimensions, e.g. using spacers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
- H10N70/231—Multistable switching devices, e.g. memristors based on solid-state phase change, e.g. between amorphous and crystalline phases, Ovshinsky effect
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
- H10N70/231—Multistable switching devices, e.g. memristors based on solid-state phase change, e.g. between amorphous and crystalline phases, Ovshinsky effect
- H10N70/235—Multistable switching devices, e.g. memristors based on solid-state phase change, e.g. between amorphous and crystalline phases, Ovshinsky effect between different crystalline phases, e.g. cubic and hexagonal
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
- H10N70/24—Multistable switching devices, e.g. memristors based on migration or redistribution of ionic species, e.g. anions, vacancies
- H10N70/245—Multistable switching devices, e.g. memristors based on migration or redistribution of ionic species, e.g. anions, vacancies the species being metal cations, e.g. programmable metallization cells
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
- H10N70/25—Multistable switching devices, e.g. memristors based on bulk electronic defects, e.g. trapping of electrons
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
- H10N70/253—Multistable switching devices, e.g. memristors having three or more electrodes, e.g. transistor-like devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
- H10N70/257—Multistable switching devices, e.g. memristors having switching assisted by radiation or particle beam, e.g. optically controlled devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/821—Device geometry
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/821—Device geometry
- H10N70/823—Device geometry adapted for essentially horizontal current flow, e.g. bridge type devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/821—Device geometry
- H10N70/828—Current flow limiting means within the switching material region, e.g. constrictions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/841—Electrodes
- H10N70/8413—Electrodes adapted for resistive heating
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/841—Electrodes
- H10N70/8416—Electrodes adapted for supplying ionic species
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/841—Electrodes
- H10N70/8418—Electrodes adapted for focusing electric field or current, e.g. tip-shaped
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/861—Thermal details
- H10N70/8613—Heating or cooling means other than resistive heating electrodes, e.g. heater in parallel
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/861—Thermal details
- H10N70/8616—Thermal insulation means
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/882—Compounds of sulfur, selenium or tellurium, e.g. chalcogenides
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/882—Compounds of sulfur, selenium or tellurium, e.g. chalcogenides
- H10N70/8822—Sulfides, e.g. CuS
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/882—Compounds of sulfur, selenium or tellurium, e.g. chalcogenides
- H10N70/8825—Selenides, e.g. GeSe
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/882—Compounds of sulfur, selenium or tellurium, e.g. chalcogenides
- H10N70/8828—Tellurides, e.g. GeSbTe
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/883—Oxides or nitrides
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/883—Oxides or nitrides
- H10N70/8836—Complex metal oxides, e.g. perovskites, spinels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/884—Switching materials based on at least one element of group IIIA, IVA or VA, e.g. elemental or compound semiconductors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/884—Switching materials based on at least one element of group IIIA, IVA or VA, e.g. elemental or compound semiconductors
- H10N70/8845—Carbon or carbides
Definitions
- Non-volatile memories are used in a wide variety of commercial and military electronic devices and equipment. Embedded flash memory devices are used to store data and executable programs in integrated chips. As the functionality of an integrated chip increases, the need for more memory also increases, causing integrated chip designers and manufacturers to have to both increase the amount of available memory while decreasing the size and power consumption of an integrated chip. To reach this goal, the size of memory cell components has been aggressively shrunk over the past few decades. As the process technology migrates to smaller cell sizes, the integration of floating gate with high-k metal gate becomes complicated and expensive for embedded flash memory. Resistive random access memory (RRAM) is one promising candidate for next generation non-volatile memory technology due to its simple structure and CMOS logic compatible process technology that is involved.
- RRAM Resistive random access memory
- the RRAM cell is a metal oxide material sandwiched between top and bottom electrodes.
- traditional RRAM cells can cause high contact resistance variations at the top electrode via.
- the current disclosure aims at lowering the contact resistance variation, lowering forming voltage and improving data retention.
- FIG. 1A illustrates a top view of some embodiments of a resistive random access memory (RRAM) device according to the present disclosure.
- RRAM resistive random access memory
- FIG. 1B illustrates a cross sectional view of one of the RRAM cells of the RRAM device in FIG. 1 according to some embodiments of the present disclosure.
- FIG. 2 illustrates a flow diagram of some embodiments of a method for forming an RRAM device according to the present disclosure.
- FIG. 3 illustrates a flow diagram of some embodiments of a method for forming a top electrode via on an RRAM cell according to the present disclosure.
- FIG. 4 illustrates a cross sectional view of some embodiments of a laterally offset top electrode via (TEVA) and bottom electrode via (BEVA) on a memory cell, according to the present disclosure.
- TEVA laterally offset top electrode via
- BEVA bottom electrode via
- FIGS. 5A-5D illustrate some embodiments of laterally offset and not laterally offset structures according to the present disclosure.
- FIG. 6 illustrates a cross sectional view of some embodiments of an RRAM device with a laterally offset TEVA and BEVA according to the present disclosure.
- FIGS. 7A-7F illustrate embodiments of cross sectional images of a method of formation of a TEVA according to the present disclosure.
- FIG. 8 illustrates a cross sectional view of some embodiments of an RRAM device with a laterally offset TEVA and BEVA with no insulating material abutting the top electrode.
- a RRAM cell includes two electrodes with a resistive switching element placed between the two electrodes.
- Resistive switching elements or a variable resistive dielectric layer use a “forming process” to prepare a memory device for use.
- the forming process is typically applied at the factory, at assembly, or at initial system configuration.
- a resistive switching material is normally insulating, but a sufficient voltage (known as a forming voltage) applied to the resistive switching material will form one or more conductive pathways in the resistive switching material.
- various voltages e.g. a set voltage and reset voltage
- the conductive pathways may be modified to form a high resistance state or a low resistance state.
- a resistive switching material may change from a first resistivity to a second resistivity upon the application of a set voltage, and from the second resistivity back to the first resistivity upon the application of a reset voltage.
- a RRAM cell may be regarded as storing a logical bit, where the resistive switching element has increased resistance, the RRAM cell may be regarded as storing a “0” bit; where the resistive switching element has reduced resistance, the RRAM cell may be regarded as storing a “1” bit, and vice-versa.
- a circuitry may be used to read the resistive state of the resistive switching element by applying a read voltage to the two electrodes and measuring the corresponding current through the resistive switching element.
- the resistive switching element If the current through the resistive switching element is greater than some predetermined baseline current, the resistive switching element is deemed to be in a reduced resistance state, and therefore the RRAM cell is storing a logical “1.” On the other hand, if the current through the resistive switching element is less than some predetermined baseline current, then the resistive switching element is deemed to be in an increased resistance state, and therefore the RRAM cell is storing a logical “0.”
- RRAM cells have conductive interconnects comprising a top electrode via (TEVA) and a bottom electrode via (BEVA) that connects the top and bottom electrodes to the rest of the device.
- TEVA top electrode via
- BEVA bottom electrode via
- the present disclosure relates to a new architecture for RRAM cells that can improve the contact resistance variation at the top electrode via.
- conductive interconnects comprising the TEVA and the BEVA are laterally offset, so that the TEVA is away from the insulating antireflective layer which can reduce the contact resistance variations.
- the shape and dimensions of the RRAM cell is chosen in such a way that it accommodates the conductive interconnects at both ends within an area of the RRAM cell.
- a small cell size and high density memory may bring adverse effects to associated logic circuitry like stress around RRAM area for abnormal dopant diffusion and junction leakage, lower yield, reliability concerns, etc. This can cause an increase in the forming voltage.
- the larger area would help reduce the forming voltage and also improve the data retention of the memory device.
- FIG. 1A illustrates a top view of a memory device 100 a in accordance with some embodiments that includes a number of memory cells arranged in a series of columns and rows.
- Memory array 101 comprises a plurality of memory cells configured to store data.
- FIG. 1A 's memory cells are arranged in two rows and two columns wherein the individual cells are labeled C row-column , although typical embodiments will include thousands, millions or other numbers of rows and columns that collectively establish a memory array to store digital data.
- Memory cell C 22 comprises an RRAM cell 102 that is sandwiched between a top electrode via 104 and a bottom electrode via 106 .
- the bottom electrode via 106 is in contact with a first metal contact associated with an area 108 .
- the semiconductor substrate over which the memory cell is disposed is illustrated by reference numeral 110 .
- FIG. 1B illustrates the cross sectional image of the memory cell C 21 along a length of the RRAM cell of the memory cell C 21 .
- the RRAM cell resides over a semiconductor area 108 comprising a conductive region 108 a such as metal which has extremely low-k dielectric region 108 b on either side.
- a dielectric protection layer 112 having an open region above the metal region 108 a , wherein sidewalls of dielectric protection layer 112 culminate with rounded ends above the metal 108 a .
- the dielectric protection layer 112 protects the semiconductor area 108 from future etching steps.
- a bottom electrode via (BEVA) 106 resides over a defined region above the dielectric protection layer, follows the shape of the rounded ends of the dielectric protection layer 112 in a dipping fashion and resides over the open region contacting the metal 108 a in the semiconductor area 108 .
- a bottom electrode (BE) 114 resides above the BEVA, abutting the top surface of the BEVA.
- a variable resistive dielectric layer or resistive switching element 116 resides abutting the entire surface of the BE.
- a top electrode (TE) 118 resides above the variable resistive dielectric layer 118 at a defined region.
- the top electrode 118 comprises a first TE layer 118 a and a second TE layer 118 b that resides on top of first TE 118 a .
- Two spacers 120 a and 120 b are disposed on either side of the TE 118 .
- the spacers 120 a and 120 b also reside on the two end locations of the variable resistive dielectric layer 116 .
- a top electrode via (TEVA) is located at one side of the second TE layer 118 b . This location makes the TEVA laterally offset from the BEVA/metal interface or the conductive interconnect that connects the bottom of the RRAM cell with the rest of the device.
- An antireflective layer 122 is disposed above the second TE layer 118 b at a location different from the TEVA location.
- the antireflective layer 122 is situated vertically above the metal region 108 a , in an indention above the TE layer 118 b and resides in such location incidentally due to manufacturing process, as will be more appreciated later in the disclosure.
- FIG. 2 illustrates a flow diagram of some embodiments of a method 200 for forming an RRAM device with laterally offset BEVA and TEVA according to the present disclosure.
- a first conductive interconnect is formed abutting a first surface of an RRAM cell at a first location.
- a second conductive interconnect is formed abutting a second, different surface of the RRAM cell at a second location such that, the first and second locations are laterally offset from one another.
- the first surface is a bottom surface of the RRAM cell while the second surface is a top surface of the RRAM cell.
- FIG. 3 illustrates a flow diagram of some embodiments of a method 300 for forming a top electrode via (TEVA) on an RRAM cell according to the present disclosure.
- TEVA top electrode via
- method 300 is illustrated and described below as a series of acts or events, it will be appreciated that the illustrated ordering of such acts or events are not to be interpreted in a limiting sense. For example, some acts may occur in different orders and/or concurrently with other acts or events apart from those illustrated and/or described herein. In addition, not all illustrated acts may be required to implement one or more aspects or embodiments of the description herein. Further, one or more of the acts depicted herein may be carried out in one or more separate acts and/or phases.
- an antireflective/insulating layer is deposited over the top electrode of the RRAM cell. This antireflective layer protects the RRAM surface from future photo-patterning and etching steps that may take place over the RRAM cell.
- the antireflective layer deposited over the TE comprises silicon oxy-nitride (SiON).
- a photolithographic step that includes an anisotropic etch is carried out to pattern and etch the top electrode leaving the variable resistive dielectric layer open or otherwise exposed at two end locations.
- the photolithographic step does not completely remove the antireflective layer at a location that overlies the top electrode and some of it is left at a center location vertically above the metal region that forms the bottom contact associated with the BEVA.
- the antireflective layer is completely removed in the etching step.
- a spacer material is deposited all over the semiconductor body to form a single layer over the entire RRAM cell.
- the spacer material comprises silicon nitride (SiN).
- the spacer material is etched to form spacers on both ends of the top electrode.
- the spacers reside on the open, exposed end locations of the variable resistive dielectric layer.
- another photolithographic step is carried out that etches the bottom electrode at defined regions, leaving the protective dielectric layer open at its two end locations.
- a top electrode via (TEVA) is formed abutting the top electrode at a location that is laterally disposed away from the center location. This will make sure the TEVA is not in contact with the insulating antireflective layer and thus there is no increase in contact resistance unlike conventional arrangements.
- the TEVA is also laterally offset from the conductive interconnect that connects the bottom of the RRAM cell to the rest of the device.
- FIG. 4 illustrates a cross sectional view of some embodiments of a RRAM device 400 which has an overlying conductive interconnect and an underlying conductive interconnect that are laterally offset from one another, according to the present disclosure.
- An RRAM cell 402 is sandwiched between two conductive interconnects that are laterally offset.
- Reference numeral 404 represents the overlying conductive interconnect that abuts the top surface 402 a of the RRAM cell 402 and reference number 406 represents the underlying conductive interconnect that abuts the bottom surface 402 b of the RRAM cell 402 .
- the highlighted dotted region on the top surface 402 a represents a first location 403 a at which the overlying conductive interconnect is disposed and the highlighted dotted region 403 b on the bottom surface 402 b represents a second location 403 b at which the underlying conductive interconnect is disposed.
- the first location 403 a and the second location 403 b are laterally offset from one another. The concept of lateral offsetting is explained in detail in the following figures.
- FIGS. 5A-5D illustrate some embodiments of laterally offset and not laterally offset objects.
- two axes that are perpendicular to a horizontal plane and that pass through the centers of two objects are introduced. If the axes are separated by a non-zero distance, then the two objects are said to be laterally offset or off-axis.
- FIG. 5A illustrates an arrangement 500 a of two laterally offset objects 504 and 506 along a horizontal or lateral axis 502 .
- 508 is a first axis that passes through the center of object 504 and 510 is a second axis that passes through the center of object 506 .
- a non-zero distance which is observed between the two axes is represented by the reference numeral 512 .
- the distance between the axes 512 shows that objects 504 and 508 are laterally offset or off-axis with respect to one another.
- FIG. 5B represents an arrangement 500 b of another embodiment of laterally offset objects.
- the corners of objects 504 and 506 touch at a single point along the lateral axis 502 .
- FIG. 5C shows another yet embodiment of laterally offset objects in an arrangement 500 c .
- the objects 504 and 506 have no connecting region along the horizontal axis 502 .
- the axes 508 and 510 there is a very distinct non-zero distance between the axes 508 and 510 and the objects are laterally offset or off-axis with respect to one another.
- FIG. 5D represents an arrangement 500 d that illustrates an embodiment where two objects are not laterally offset or on-axis. No distance is observed between the two axes 508 and 510 or the two axes coincide with one another which makes the two objects 504 and 506 on-axis or not laterally offset with respect to one another.
- FIG. 6 illustrates a cross sectional view of some embodiments of an RRAM device 600 with a laterally offset TEVA and BEVA according to the present disclosure.
- a plurality of such RRAM devices form a memory array configured to store data.
- a selection transistor is associated with each RRAM device.
- the selection transistor is configured to suppress sneak-path leakage (i.e., prevent current intended for a particular memory cell from passing through an adjacent memory cell) while providing enough driving current for memory cell operation.
- FIG. 6 comprises a conventional planar MOSFET selection transistor 601 .
- the selection transistor 601 comprises a source 604 and a drain 606 comprised within a semiconductor body 602 , separated horizontally by a channel region 605 .
- a gate electrode 608 is located on the semiconductor body 602 at a position that is above the channel region 605 .
- the gate electrode comprises poly silicon.
- the gate electrode 608 is separated from the source 604 and drain 606 by a gate oxide layer or gate dielectric layer 607 extending laterally over the surface of the semiconductor body 602 .
- the drain 606 is connected to a data storage element or RRAM cell 620 by way of a first metal contact 612 a .
- the source 604 is connected by way of a second metal contact 612 b .
- the gate electrode is connected to a word line 614 a
- the source is connected to a select line 614 b through the second metal contact 612 b
- the RRAM cell 620 is further connected to a bit line 614 c comprised within an upper metallization layer by way of an additional metal contact 612 g .
- a desired RRAM device may be selectively accessed using word lines and bit lines for reading, writing and erasing operations.
- One or more metal contacts comprising 612 c , 612 d , 612 e , 612 f and metal contact vias comprising 610 a , 610 b , 610 c , 610 d , 610 e , 610 f etc. that helps in connecting the RRAM memory device with the external circuitry may be present between the drain and the first metal contact, and between the source and the second metal contact.
- the metal contacts comprise copper (Cu).
- the RRAM cell 620 comprises a resistive switching element/ variable resistive dielectric layer 621 sandwiched between a top electrode 622 and a bottom electrode 623 .
- the top electrode comprises titanium (Ti) and tantalum nitride (TaN)
- the bottom electrode comprises titanium nitride (TiN)
- the resistive switching element comprises hafnium dioxide (HfO2).
- a top electrode via (TEVA) 624 connects the top electrode 622 of the memory cell 620 to the upper metallization layer 612 g
- a bottom electrode via (BEVA) 625 connects the bottom electrode 623 of the RRAM cell 620 to the first metal contact/lower metallization layer 612 a .
- the TEVA 624 and the BEVA 625 are positioned in a laterally offset manner with respect to one another in order to lower the contact resistance that may build up between the TEVA 624 and the underlying insulator layer (not shown), that resides in a central location above the top electrode 622 .
- the RRAM cell 620 also has an enlarged generally rectangular or elongated area so as to accommodate the laterally offset TEVA and BEVA. The larger elongated area can lower the forming voltage and also improve data retention in the RRAM cell.
- FIGS. 7A-7F show cross sectional images of various embodiments of corresponding method 300 wherein a top electrode via (TEVA) is formed according to the present disclosure.
- TEVA top electrode via
- FIG. 7A shows a cross-sectional image of an embodiment of a semiconductor body 700 a that comprises an RRAM cell, a BEVA and an underlying metal interconnect.
- the semiconductor body 700 a comprises a semiconductor area 702 comprising a conductive metal region 703 disposed within an insulating layer such as an extremely low-k dielectric layer 704 .
- the metal region comprises copper (Cu) and the extremely low-k dielectric layer comprises porous silicon dioxide, fluorinated silica glass, polyimides, polynorbornenes, benzocyclobutene, or PTFE.
- the dielectric protection layer comprises silicon carbide (SiC).
- a bottom electrode via (BEVA) 708 resides conformally over a defined region above the dielectric protection layer 706 . It follows the shape of the rounded ends of the dielectric protection layer in a dipping fashion and also resides over the open region contacting the metal 703 in the semiconductor area 702 .
- the BEVA comprises tantalum nitride (TaN).
- a bottom electrode (BE) 710 resides entirely over the BEVA, and above the BE resides a variable resistive dielectric layer 712 .
- the variable resistive dielectric layer is normally insulating, but a sufficient voltage applied to the variable resistive dielectric material will form one or more conductive pathways in the variable resistive dielectric. Through the appropriate application of various voltages (e.g. a set voltage and reset voltage), the conductive pathways may be modified to form a high resistance state or a low resistance state.
- the BE 710 comprises titanium nitride (TiN) and the variable resistive dielectric layer comprises hafnium dioxide (HfO2).
- variable resistive dielectric layer 712 On top of the variable resistive dielectric layer 712 resides a first top electrode layer 714 and abutting that layer, a second top electrode layer 716 is disposed.
- the first top electrode layer comprises titanium (Ti) and the second top electrode layer comprises TaN. Abutting the entire second top electrode layer 716 , an insulating anti-reflective layer 718 is deposited. This layer protects the underlying layers from the future etching steps and operated to improve patterning by reducing light reflection that causes standing waves.
- the anti-reflective layer comprises SiON.
- FIG. 7B shows an embodiment of a semiconductor body 700 b after photo patterning and etching the top electrode (TE).
- an anisotropic etching step is carried out, creating open, exposed ends 713 for the variable resistive dielectric layer at two end locations.
- the photolithographic step does not completely remove the antireflective layer 718 from the second top electrode layer 716 and some of it is left at a center location vertically above the metal region.
- the antireflective layer is completely removed in the etching step.
- FIG. 7C shows an embodiment of a semiconductor body 700 c after a spacer material is deposited all over the semiconductor body to form a spacer layer 720 entirely over the semiconductor body.
- the spacer material comprises silicon nitride (SiN).
- FIG. 7D shows an embodiment of a semiconductor body 700 d after the spacer layer 720 is etched to form spacers 720 a and 720 b on both ends of the top electrode.
- the spacers 720 a and 720 b reside on the open end locations of the variable resistive dielectric layer.
- FIG. 7E shows an embodiment of a semiconductor body 700 e after another photolithographic step is carried out that etches the bottom electrode 710 and the variable resistive dielectric layer 712 at defined regions. This etching step will leave the protective dielectric layer open at its two end locations.
- FIG. 7F shows an embodiment of a semiconductor body 700 f after the formation of a top electrode via (TEVA) 722 at a location away from the dipping region.
- TEVA top electrode via
- FIG. 8 shows an embodiment of an RRAM device 800 having laterally offset TEVA and BEVA according to the present disclosure, as well as a top electrode surface that has no insulating anti-reflective layer. In this case, the anti-reflective layer is completely removed during step 304 of method 300 .
- the present disclosure relates to resistive random access memory (RRAM) device comprising a resistive random-access memory (RRAM) cell having a first surface and a second surface, a first conductive interconnect abutting the first surface at a first location and, a second conductive interconnect abutting the second surface at a second location, wherein the first and second locations are laterally offset.
- RRAM resistive random access memory
- the present disclosure relates to a resistive random access memory (RRAM) device.
- the RRAM device comprises a bottom electrode arranged over a bottom electrode via, and a variable resistive dielectric layer arranged over the bottom electrode.
- the variable resistive dielectric layer extends to within a recess in an upper surface of the bottom electrode.
- a top electrode is disposed over the variable resistive dielectric layer.
- a top electrode via extends outward from an upper surface of the top electrode at a position centered along a first axis that is laterally offset from a second axis centered upon the recess within the upper surface of the bottom electrode.
- the top electrode via has a smaller total width than the top electrode.
- the present disclosure relates to a resistive random access memory (RRAM) device.
- the RRAM device comprises a bottom electrode arranged over a bottom electrode via.
- the bottom electrode comprises a recess overlying an opening in an underlying dielectric protection layer.
- a variable resistive dielectric layer is arranged over the bottom electrode, and a top electrode is arranged over the variable resistive dielectric layer.
- a top electrode via having a smaller width than the top electrode, vertically extends outward from an upper surface of the top electrode at a position laterally offset from the recess.
- the present disclosure relates to a resistive random access memory (RRAM) device.
- the RRAM device comprises a conductive bottom electrode having an upper surface comprising a recess.
- a variable resistive dielectric layer is arranged over the conductive bottom electrode, and a conductive top electrode is arranged over the variable resistive dielectric layer.
- a top electrode via having a smaller width than the conductive top electrode, vertically extends outward from an upper surface of the conductive top electrode at a position laterally offset from the recess.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
- This Application is a Continuation of U.S. application Ser. No. 16/227,096, filed on Dec. 20, 2018, which is a Continuation of U.S. application Ser. No. 15/223,399, filed on Jul. 29, 2016 (now U.S. Pat. No. 10,199,575, issued on Feb. 5, 2019, which is a Continuation of U.S. application Ser. No. 14/803,377, filed on Jul. 20, 2015 (now U.S. Pat. No. 9,425,392, issued on Aug. 23, 2016), which is a Divisional of U.S. application Ser. No. 14/041,514, filed on Sep. 30, 2013 (now U.S. Pat. No. 9,112,148, issued on Aug. 18, 2015). The contents of the above-referenced Patent Applications are hereby incorporated by reference in their entirety.
- Non-volatile memories are used in a wide variety of commercial and military electronic devices and equipment. Embedded flash memory devices are used to store data and executable programs in integrated chips. As the functionality of an integrated chip increases, the need for more memory also increases, causing integrated chip designers and manufacturers to have to both increase the amount of available memory while decreasing the size and power consumption of an integrated chip. To reach this goal, the size of memory cell components has been aggressively shrunk over the past few decades. As the process technology migrates to smaller cell sizes, the integration of floating gate with high-k metal gate becomes complicated and expensive for embedded flash memory. Resistive random access memory (RRAM) is one promising candidate for next generation non-volatile memory technology due to its simple structure and CMOS logic compatible process technology that is involved.
- The RRAM cell is a metal oxide material sandwiched between top and bottom electrodes. However, traditional RRAM cells can cause high contact resistance variations at the top electrode via. The current disclosure aims at lowering the contact resistance variation, lowering forming voltage and improving data retention.
-
FIG. 1A illustrates a top view of some embodiments of a resistive random access memory (RRAM) device according to the present disclosure. -
FIG. 1B illustrates a cross sectional view of one of the RRAM cells of the RRAM device inFIG. 1 according to some embodiments of the present disclosure. -
FIG. 2 illustrates a flow diagram of some embodiments of a method for forming an RRAM device according to the present disclosure. -
FIG. 3 illustrates a flow diagram of some embodiments of a method for forming a top electrode via on an RRAM cell according to the present disclosure. -
FIG. 4 illustrates a cross sectional view of some embodiments of a laterally offset top electrode via (TEVA) and bottom electrode via (BEVA) on a memory cell, according to the present disclosure. -
FIGS. 5A-5D illustrate some embodiments of laterally offset and not laterally offset structures according to the present disclosure. -
FIG. 6 illustrates a cross sectional view of some embodiments of an RRAM device with a laterally offset TEVA and BEVA according to the present disclosure. -
FIGS. 7A-7F illustrate embodiments of cross sectional images of a method of formation of a TEVA according to the present disclosure. -
FIG. 8 illustrates a cross sectional view of some embodiments of an RRAM device with a laterally offset TEVA and BEVA with no insulating material abutting the top electrode. - The description herein is made with reference to the drawings, wherein like reference numerals are generally utilized to refer to like elements throughout, and wherein the various structures are not necessarily drawn to scale. In the following description, for purposes of explanation, numerous specific details are set forth in order to facilitate understanding. It may be evident, however, to one skilled in the art, that one or more aspects described herein may be practiced with a lesser degree of these specific details. In other instances, known structures and devices are shown in block diagram form to facilitate understanding.
- A RRAM cell includes two electrodes with a resistive switching element placed between the two electrodes. Resistive switching elements or a variable resistive dielectric layer use a “forming process” to prepare a memory device for use. The forming process is typically applied at the factory, at assembly, or at initial system configuration. A resistive switching material is normally insulating, but a sufficient voltage (known as a forming voltage) applied to the resistive switching material will form one or more conductive pathways in the resistive switching material. Through the appropriate application of various voltages (e.g. a set voltage and reset voltage), the conductive pathways may be modified to form a high resistance state or a low resistance state. For example, a resistive switching material may change from a first resistivity to a second resistivity upon the application of a set voltage, and from the second resistivity back to the first resistivity upon the application of a reset voltage.
- A RRAM cell may be regarded as storing a logical bit, where the resistive switching element has increased resistance, the RRAM cell may be regarded as storing a “0” bit; where the resistive switching element has reduced resistance, the RRAM cell may be regarded as storing a “1” bit, and vice-versa. A circuitry may be used to read the resistive state of the resistive switching element by applying a read voltage to the two electrodes and measuring the corresponding current through the resistive switching element. If the current through the resistive switching element is greater than some predetermined baseline current, the resistive switching element is deemed to be in a reduced resistance state, and therefore the RRAM cell is storing a logical “1.” On the other hand, if the current through the resistive switching element is less than some predetermined baseline current, then the resistive switching element is deemed to be in an increased resistance state, and therefore the RRAM cell is storing a logical “0.”
- RRAM cells have conductive interconnects comprising a top electrode via (TEVA) and a bottom electrode via (BEVA) that connects the top and bottom electrodes to the rest of the device. In traditional RRAM cells, they are located along a same vertical axis. In such cases, an anti-reflective layer that may remain above the top electrode would cause high contact resistance on the TEVA if the TEVA is placed at that location.
- Accordingly, the present disclosure relates to a new architecture for RRAM cells that can improve the contact resistance variation at the top electrode via. In some embodiments, conductive interconnects, comprising the TEVA and the BEVA are laterally offset, so that the TEVA is away from the insulating antireflective layer which can reduce the contact resistance variations. Furthermore, the shape and dimensions of the RRAM cell is chosen in such a way that it accommodates the conductive interconnects at both ends within an area of the RRAM cell. A small cell size and high density memory may bring adverse effects to associated logic circuitry like stress around RRAM area for abnormal dopant diffusion and junction leakage, lower yield, reliability concerns, etc. This can cause an increase in the forming voltage. The larger area would help reduce the forming voltage and also improve the data retention of the memory device.
-
Fig. 1A illustrates a top view of amemory device 100 a in accordance with some embodiments that includes a number of memory cells arranged in a series of columns and rows.Memory array 101 comprises a plurality of memory cells configured to store data. For purposes of illustration,FIG. 1A 's memory cells are arranged in two rows and two columns wherein the individual cells are labeled Crow-column, although typical embodiments will include thousands, millions or other numbers of rows and columns that collectively establish a memory array to store digital data. Memory cell C22 comprises anRRAM cell 102 that is sandwiched between a top electrode via 104 and a bottom electrode via 106. The bottom electrode via 106 is in contact with a first metal contact associated with anarea 108. The semiconductor substrate over which the memory cell is disposed is illustrated byreference numeral 110. -
FIG. 1B illustrates the cross sectional image of the memory cell C21 along a length of the RRAM cell of the memory cell C21. The RRAM cell resides over asemiconductor area 108 comprising aconductive region 108 a such as metal which has extremely low-k dielectric region 108 b on either side. Right above thesemiconductor area 108 resides adielectric protection layer 112 having an open region above themetal region 108 a, wherein sidewalls ofdielectric protection layer 112 culminate with rounded ends above themetal 108 a. Thedielectric protection layer 112 protects thesemiconductor area 108 from future etching steps. In one embodiment, a bottom electrode via (BEVA) 106 resides over a defined region above the dielectric protection layer, follows the shape of the rounded ends of thedielectric protection layer 112 in a dipping fashion and resides over the open region contacting themetal 108 a in thesemiconductor area 108. A bottom electrode (BE) 114 resides above the BEVA, abutting the top surface of the BEVA. A variable resistive dielectric layer orresistive switching element 116 resides abutting the entire surface of the BE. A top electrode (TE) 118 resides above the variable resistivedielectric layer 118 at a defined region. In one embodiment thetop electrode 118 comprises afirst TE layer 118 a and asecond TE layer 118 b that resides on top offirst TE 118 a. Twospacers TE 118. Thespacers dielectric layer 116. A top electrode via (TEVA) is located at one side of thesecond TE layer 118 b. This location makes the TEVA laterally offset from the BEVA/metal interface or the conductive interconnect that connects the bottom of the RRAM cell with the rest of the device. Anantireflective layer 122 is disposed above thesecond TE layer 118 b at a location different from the TEVA location. Theantireflective layer 122 is situated vertically above themetal region 108 a, in an indention above theTE layer 118 b and resides in such location incidentally due to manufacturing process, as will be more appreciated later in the disclosure. -
FIG. 2 illustrates a flow diagram of some embodiments of amethod 200 for forming an RRAM device with laterally offset BEVA and TEVA according to the present disclosure. - While disclosed
method 200 is illustrated and described below as a series of acts or events, it will be appreciated that the illustrated ordering of such acts or events are not to be interpreted in a limiting sense. For example, some acts may occur in different orders and/or concurrently with other acts or events apart from those illustrated and/or described herein. In addition, not all illustrated acts may be required to implement one or more aspects or embodiments of the description herein. Further, one or more of the acts depicted herein may be carried out in one or more separate acts and/or phases. - At 202, a first conductive interconnect is formed abutting a first surface of an RRAM cell at a first location.
- At 204, a second conductive interconnect is formed abutting a second, different surface of the RRAM cell at a second location such that, the first and second locations are laterally offset from one another. In one embodiment, the first surface is a bottom surface of the RRAM cell while the second surface is a top surface of the RRAM cell.
-
FIG. 3 illustrates a flow diagram of some embodiments of amethod 300 for forming a top electrode via (TEVA) on an RRAM cell according to the present disclosure. - While disclosed
method 300 is illustrated and described below as a series of acts or events, it will be appreciated that the illustrated ordering of such acts or events are not to be interpreted in a limiting sense. For example, some acts may occur in different orders and/or concurrently with other acts or events apart from those illustrated and/or described herein. In addition, not all illustrated acts may be required to implement one or more aspects or embodiments of the description herein. Further, one or more of the acts depicted herein may be carried out in one or more separate acts and/or phases. - At 302, an antireflective/insulating layer is deposited over the top electrode of the RRAM cell. This antireflective layer protects the RRAM surface from future photo-patterning and etching steps that may take place over the RRAM cell. In some embodiments, the antireflective layer deposited over the TE comprises silicon oxy-nitride (SiON).
- At 304, a photolithographic step that includes an anisotropic etch is carried out to pattern and etch the top electrode leaving the variable resistive dielectric layer open or otherwise exposed at two end locations. In some embodiments, the photolithographic step does not completely remove the antireflective layer at a location that overlies the top electrode and some of it is left at a center location vertically above the metal region that forms the bottom contact associated with the BEVA. In some embodiments, the antireflective layer is completely removed in the etching step.
- At 306, a spacer material is deposited all over the semiconductor body to form a single layer over the entire RRAM cell. In some embodiments, the spacer material comprises silicon nitride (SiN).
- At 308, the spacer material is etched to form spacers on both ends of the top electrode. The spacers reside on the open, exposed end locations of the variable resistive dielectric layer.
- At 310, another photolithographic step is carried out that etches the bottom electrode at defined regions, leaving the protective dielectric layer open at its two end locations.
- At 312, a top electrode via (TEVA) is formed abutting the top electrode at a location that is laterally disposed away from the center location. This will make sure the TEVA is not in contact with the insulating antireflective layer and thus there is no increase in contact resistance unlike conventional arrangements. The TEVA is also laterally offset from the conductive interconnect that connects the bottom of the RRAM cell to the rest of the device.
-
FIG. 4 illustrates a cross sectional view of some embodiments of aRRAM device 400 which has an overlying conductive interconnect and an underlying conductive interconnect that are laterally offset from one another, according to the present disclosure. AnRRAM cell 402 is sandwiched between two conductive interconnects that are laterally offset.Reference numeral 404 represents the overlying conductive interconnect that abuts thetop surface 402 a of theRRAM cell 402 andreference number 406 represents the underlying conductive interconnect that abuts thebottom surface 402 b of theRRAM cell 402. The highlighted dotted region on thetop surface 402 a represents afirst location 403 a at which the overlying conductive interconnect is disposed and the highlighteddotted region 403 b on thebottom surface 402 b represents asecond location 403 b at which the underlying conductive interconnect is disposed. Thefirst location 403 a and thesecond location 403 b are laterally offset from one another. The concept of lateral offsetting is explained in detail in the following figures. -
FIGS. 5A-5D illustrate some embodiments of laterally offset and not laterally offset objects. In order to explain laterally offsetting two objects, two axes that are perpendicular to a horizontal plane and that pass through the centers of two objects are introduced. If the axes are separated by a non-zero distance, then the two objects are said to be laterally offset or off-axis. -
FIG. 5A illustrates anarrangement 500 a of two laterally offsetobjects lateral axis 502. 508 is a first axis that passes through the center ofobject object 506. A non-zero distance which is observed between the two axes is represented by thereference numeral 512. Here, even though the objects are seen to be overlapping at a distance along thehorizontal axis 502, the distance between theaxes 512 shows that objects 504 and 508 are laterally offset or off-axis with respect to one another. -
FIG. 5B represents anarrangement 500 b of another embodiment of laterally offset objects. In this case, the corners ofobjects lateral axis 502. However, there is anon-zero distance 512 between theperpendicular axes objects -
FIG. 5C shows another yet embodiment of laterally offset objects in anarrangement 500 c. Here theobjects horizontal axis 502. Hence there is a very distinct non-zero distance between theaxes -
FIG. 5D represents anarrangement 500 d that illustrates an embodiment where two objects are not laterally offset or on-axis. No distance is observed between the twoaxes objects -
FIG. 6 illustrates a cross sectional view of some embodiments of anRRAM device 600 with a laterally offset TEVA and BEVA according to the present disclosure. A plurality of such RRAM devices form a memory array configured to store data. In one embodiment a selection transistor is associated with each RRAM device. The selection transistor is configured to suppress sneak-path leakage (i.e., prevent current intended for a particular memory cell from passing through an adjacent memory cell) while providing enough driving current for memory cell operation.FIG. 6 comprises a conventional planarMOSFET selection transistor 601. Theselection transistor 601 comprises asource 604 and adrain 606 comprised within asemiconductor body 602, separated horizontally by achannel region 605. Agate electrode 608 is located on thesemiconductor body 602 at a position that is above thechannel region 605. In some embodiments, the gate electrode comprises poly silicon. Thegate electrode 608 is separated from thesource 604 and drain 606 by a gate oxide layer orgate dielectric layer 607 extending laterally over the surface of thesemiconductor body 602. Thedrain 606 is connected to a data storage element orRRAM cell 620 by way of afirst metal contact 612 a. Thesource 604 is connected by way of asecond metal contact 612 b. The gate electrode is connected to aword line 614 a, the source is connected to aselect line 614 b through thesecond metal contact 612 b and theRRAM cell 620 is further connected to abit line 614 c comprised within an upper metallization layer by way of anadditional metal contact 612 g. A desired RRAM device may be selectively accessed using word lines and bit lines for reading, writing and erasing operations. One or more metal contacts comprising 612 c, 612 d, 612 e, 612 f and metal contact vias comprising 610 a, 610 b, 610 c, 610 d, 610 e, 610 f etc. that helps in connecting the RRAM memory device with the external circuitry may be present between the drain and the first metal contact, and between the source and the second metal contact. In some embodiments, the metal contacts comprise copper (Cu). - The
RRAM cell 620 comprises a resistive switching element/ variable resistivedielectric layer 621 sandwiched between a top electrode 622 and abottom electrode 623. In some embodiments, the top electrode comprises titanium (Ti) and tantalum nitride (TaN), the bottom electrode comprises titanium nitride (TiN), and the resistive switching element comprises hafnium dioxide (HfO2). A top electrode via (TEVA) 624 connects the top electrode 622 of thememory cell 620 to theupper metallization layer 612 g and a bottom electrode via (BEVA) 625 connects thebottom electrode 623 of theRRAM cell 620 to the first metal contact/lower metallization layer 612 a. The TEVA 624 and theBEVA 625 are positioned in a laterally offset manner with respect to one another in order to lower the contact resistance that may build up between the TEVA 624 and the underlying insulator layer (not shown), that resides in a central location above the top electrode 622. TheRRAM cell 620 also has an enlarged generally rectangular or elongated area so as to accommodate the laterally offset TEVA and BEVA. The larger elongated area can lower the forming voltage and also improve data retention in the RRAM cell. -
FIGS. 7A-7F show cross sectional images of various embodiments ofcorresponding method 300 wherein a top electrode via (TEVA) is formed according to the present disclosure. -
FIG. 7A shows a cross-sectional image of an embodiment of asemiconductor body 700 a that comprises an RRAM cell, a BEVA and an underlying metal interconnect. Thesemiconductor body 700 a comprises asemiconductor area 702 comprising aconductive metal region 703 disposed within an insulating layer such as an extremely low-k dielectric layer 704. In some embodiments, the metal region comprises copper (Cu) and the extremely low-k dielectric layer comprises porous silicon dioxide, fluorinated silica glass, polyimides, polynorbornenes, benzocyclobutene, or PTFE. Adielectric protection layer 706 having an open region above the metal, wherein sidewalls of dielectric protection layer end with rounded ends above the metal due to etching, is disposed above thesemiconductor area 702. In some embodiments, the dielectric protection layer comprises silicon carbide (SiC). A bottom electrode via (BEVA) 708 resides conformally over a defined region above thedielectric protection layer 706. It follows the shape of the rounded ends of the dielectric protection layer in a dipping fashion and also resides over the open region contacting themetal 703 in thesemiconductor area 702. In some embodiments, the BEVA comprises tantalum nitride (TaN). A bottom electrode (BE) 710 resides entirely over the BEVA, and above the BE resides a variable resistivedielectric layer 712. The variable resistive dielectric layer is normally insulating, but a sufficient voltage applied to the variable resistive dielectric material will form one or more conductive pathways in the variable resistive dielectric. Through the appropriate application of various voltages (e.g. a set voltage and reset voltage), the conductive pathways may be modified to form a high resistance state or a low resistance state. In some embodiments, theBE 710 comprises titanium nitride (TiN) and the variable resistive dielectric layer comprises hafnium dioxide (HfO2). On top of the variable resistivedielectric layer 712 resides a firsttop electrode layer 714 and abutting that layer, a secondtop electrode layer 716 is disposed. In some embodiments the first top electrode layer comprises titanium (Ti) and the second top electrode layer comprises TaN. Abutting the entire secondtop electrode layer 716, an insulatinganti-reflective layer 718 is deposited. This layer protects the underlying layers from the future etching steps and operated to improve patterning by reducing light reflection that causes standing waves. In some embodiment, the anti-reflective layer comprises SiON. -
FIG. 7B shows an embodiment of asemiconductor body 700 b after photo patterning and etching the top electrode (TE). In some embodiments, an anisotropic etching step is carried out, creating open, exposed ends 713 for the variable resistive dielectric layer at two end locations. In one embodiment, the photolithographic step does not completely remove theantireflective layer 718 from the secondtop electrode layer 716 and some of it is left at a center location vertically above the metal region. In another embodiment, the antireflective layer is completely removed in the etching step. -
FIG. 7C shows an embodiment of asemiconductor body 700 c after a spacer material is deposited all over the semiconductor body to form aspacer layer 720 entirely over the semiconductor body. In some embodiments, the spacer material comprises silicon nitride (SiN). -
FIG. 7D shows an embodiment of asemiconductor body 700 d after thespacer layer 720 is etched to formspacers spacers -
FIG. 7E shows an embodiment of asemiconductor body 700 e after another photolithographic step is carried out that etches thebottom electrode 710 and the variable resistivedielectric layer 712 at defined regions. This etching step will leave the protective dielectric layer open at its two end locations. -
FIG. 7F shows an embodiment of asemiconductor body 700 f after the formation of a top electrode via (TEVA) 722 at a location away from the dipping region. This will make sure the TEVA is not in contact with the insulatingantireflective layer 718 and thus this construction improves the contact resistance variation significantly when compared with conventional designs. Thus the TEVA is laterally offset from the conductive interconnect that connects the bottom of the RRAM cell to the rest of the device. -
FIG. 8 shows an embodiment of anRRAM device 800 having laterally offset TEVA and BEVA according to the present disclosure, as well as a top electrode surface that has no insulating anti-reflective layer. In this case, the anti-reflective layer is completely removed duringstep 304 ofmethod 300. - It will be appreciated that while reference is made throughout this document to exemplary structures in discussing aspects of methodologies described herein that those methodologies are not to be limited by the corresponding structures presented. Rather, the methodologies (and structures) are to be considered independent of one another and able to stand alone and be practiced without regard to any of the particular aspects depicted in the Figs. Additionally, layers described herein, can be formed in any suitable manner, such as with spin on, sputtering, growth and/or deposition techniques, etc.
- Also, equivalent alterations and/or modifications may occur to those skilled in the art based upon a reading and/or understanding of the specification and annexed drawings. The disclosure herein includes all such modifications and alterations and is generally not intended to be limited thereby. For example, although the figures provided herein, are illustrated and described to have a particular doping type, it will be appreciated that alternative doping types may be utilized as will be appreciated by one of ordinary skill in the art.
- In addition, while a particular feature or aspect may have been disclosed with respect to only one of several implementations, such feature or aspect may be combined with one or more other features and/or aspects of other implementations as may be desired. Furthermore, to the extent that the terms “includes”, “having”, “has”, “with”, and/or variants thereof are used herein, such terms are intended to be inclusive in meaning—like “comprising.” Also, “exemplary” is merely meant to mean an example, rather than the best. It is also to be appreciated that features, layers and/or elements depicted herein are illustrated with particular dimensions and/or orientations relative to one another for purposes of simplicity and ease of understanding, and that the actual dimensions and/or orientations may differ substantially from that illustrated herein.
- The present disclosure relates to resistive random access memory (RRAM) device comprising a resistive random-access memory (RRAM) cell having a first surface and a second surface, a first conductive interconnect abutting the first surface at a first location and, a second conductive interconnect abutting the second surface at a second location, wherein the first and second locations are laterally offset.
- In some embodiments, the present disclosure relates to a resistive random access memory (RRAM) device. The RRAM device comprises a bottom electrode arranged over a bottom electrode via, and a variable resistive dielectric layer arranged over the bottom electrode. The variable resistive dielectric layer extends to within a recess in an upper surface of the bottom electrode. A top electrode is disposed over the variable resistive dielectric layer. A top electrode via extends outward from an upper surface of the top electrode at a position centered along a first axis that is laterally offset from a second axis centered upon the recess within the upper surface of the bottom electrode. The top electrode via has a smaller total width than the top electrode.
- In another embodiment, the present disclosure relates to a resistive random access memory (RRAM) device. The RRAM device comprises a bottom electrode arranged over a bottom electrode via. The bottom electrode comprises a recess overlying an opening in an underlying dielectric protection layer. A variable resistive dielectric layer is arranged over the bottom electrode, and a top electrode is arranged over the variable resistive dielectric layer. A top electrode via, having a smaller width than the top electrode, vertically extends outward from an upper surface of the top electrode at a position laterally offset from the recess.
- In yet another embodiment, the present disclosure relates to a resistive random access memory (RRAM) device. The RRAM device comprises a conductive bottom electrode having an upper surface comprising a recess. A variable resistive dielectric layer is arranged over the conductive bottom electrode, and a conductive top electrode is arranged over the variable resistive dielectric layer. A top electrode via, having a smaller width than the conductive top electrode, vertically extends outward from an upper surface of the conductive top electrode at a position laterally offset from the recess.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/910,609 US11723292B2 (en) | 2013-09-30 | 2020-06-24 | RRAM cell structure with laterally offset BEVA/TEVA |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/041,514 US9112148B2 (en) | 2013-09-30 | 2013-09-30 | RRAM cell structure with laterally offset BEVA/TEVA |
US14/803,377 US9425392B2 (en) | 2013-09-30 | 2015-07-20 | RRAM cell structure with laterally offset BEVA/TEVA |
US15/223,399 US10199575B2 (en) | 2013-09-30 | 2016-07-29 | RRAM cell structure with laterally offset BEVA/TEVA |
US16/227,096 US10700275B2 (en) | 2013-09-30 | 2018-12-20 | RRAM cell structure with laterally offset BEVA/TEVA |
US16/910,609 US11723292B2 (en) | 2013-09-30 | 2020-06-24 | RRAM cell structure with laterally offset BEVA/TEVA |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/227,096 Continuation US10700275B2 (en) | 2013-09-30 | 2018-12-20 | RRAM cell structure with laterally offset BEVA/TEVA |
Publications (2)
Publication Number | Publication Date |
---|---|
US20200335694A1 true US20200335694A1 (en) | 2020-10-22 |
US11723292B2 US11723292B2 (en) | 2023-08-08 |
Family
ID=52739176
Family Applications (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/041,514 Active US9112148B2 (en) | 2013-09-30 | 2013-09-30 | RRAM cell structure with laterally offset BEVA/TEVA |
US14/803,377 Active US9425392B2 (en) | 2013-09-30 | 2015-07-20 | RRAM cell structure with laterally offset BEVA/TEVA |
US15/223,399 Active US10199575B2 (en) | 2013-09-30 | 2016-07-29 | RRAM cell structure with laterally offset BEVA/TEVA |
US16/227,096 Active US10700275B2 (en) | 2013-09-30 | 2018-12-20 | RRAM cell structure with laterally offset BEVA/TEVA |
US16/910,609 Active 2034-03-07 US11723292B2 (en) | 2013-09-30 | 2020-06-24 | RRAM cell structure with laterally offset BEVA/TEVA |
Family Applications Before (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/041,514 Active US9112148B2 (en) | 2013-09-30 | 2013-09-30 | RRAM cell structure with laterally offset BEVA/TEVA |
US14/803,377 Active US9425392B2 (en) | 2013-09-30 | 2015-07-20 | RRAM cell structure with laterally offset BEVA/TEVA |
US15/223,399 Active US10199575B2 (en) | 2013-09-30 | 2016-07-29 | RRAM cell structure with laterally offset BEVA/TEVA |
US16/227,096 Active US10700275B2 (en) | 2013-09-30 | 2018-12-20 | RRAM cell structure with laterally offset BEVA/TEVA |
Country Status (3)
Country | Link |
---|---|
US (5) | US9112148B2 (en) |
KR (1) | KR101573146B1 (en) |
CN (1) | CN104518085B (en) |
Families Citing this family (59)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9231197B2 (en) * | 2012-11-12 | 2016-01-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Logic compatible RRAM structure and process |
US9112148B2 (en) | 2013-09-30 | 2015-08-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | RRAM cell structure with laterally offset BEVA/TEVA |
US9230647B2 (en) | 2013-12-27 | 2016-01-05 | Taiwan Semiconductor Manufacturing Co., Ltd. | Metal line connection for improved RRAM reliability, semiconductor arrangement comprising the same, and manufacture thereof |
US9178144B1 (en) * | 2014-04-14 | 2015-11-03 | Taiwan Semiconductor Manufacturing Co., Ltd. | RRAM cell with bottom electrode |
WO2015179593A1 (en) * | 2014-05-21 | 2015-11-26 | The Trustees Of The Unversity Of Pennsylvania | Non-volatile resistance switching devices |
US9209392B1 (en) | 2014-10-14 | 2015-12-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | RRAM cell with bottom electrode |
US9666790B2 (en) * | 2015-07-17 | 2017-05-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Manufacturing techniques and corresponding devices for magnetic tunnel junction devices |
US10230047B2 (en) * | 2015-10-22 | 2019-03-12 | Winbond Electronics Corp. | RRAM device and method for manufacturing the same |
US10163981B2 (en) * | 2016-04-27 | 2018-12-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Metal landing method for RRAM technology |
WO2018004588A1 (en) * | 2016-06-30 | 2018-01-04 | Intel Corporation | Approaches for fabricating back end of line (beol)-compatible rram devices and the resulting structures |
TWI607592B (en) * | 2017-01-05 | 2017-12-01 | 旺宏電子股份有限公司 | semiconductor device INCLUDING A MEMORY CELL STRUCTURE |
CN108288671B (en) * | 2017-01-09 | 2021-08-27 | 旺宏电子股份有限公司 | Semiconductor device with memory structure |
US9859336B1 (en) | 2017-01-09 | 2018-01-02 | Macronix International Co., Ltd. | Semiconductor device including a memory cell structure |
CN107017341B (en) * | 2017-03-28 | 2020-09-25 | 华中科技大学 | Asymmetric annular microelectrode phase change memory unit and device |
US10164182B1 (en) | 2017-06-26 | 2018-12-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Switching layer scheme to enhance RRAM performance |
US10804464B2 (en) * | 2017-11-24 | 2020-10-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of forming memory device with diffusion barrier and capping layer |
US10297749B1 (en) * | 2017-12-12 | 2019-05-21 | International Business Machines Corporation | High density resistive random access memory integrated on complementary metal oxide semiconductor |
KR20190122421A (en) | 2018-04-20 | 2019-10-30 | 삼성전자주식회사 | Semiconductor devices |
US10361367B1 (en) | 2018-07-17 | 2019-07-23 | International Business Machines Corporation | Resistive memory crossbar array with top electrode inner spacers |
US11057019B2 (en) | 2018-08-14 | 2021-07-06 | Newport Fab, Llc | Non-volatile adjustable phase shifter using non-volatile radio frequency (RF) switch |
US10862032B2 (en) | 2018-08-14 | 2020-12-08 | Newport Fab, Llc | Phase-change material (PCM) radio frequency (RF) switch |
US10978639B2 (en) | 2018-08-14 | 2021-04-13 | Newport Fab, Llc | Circuits for reducing RF signal interference and for reducing DC power loss in phase-change material (PCM) RF switches |
US10475993B1 (en) | 2018-08-14 | 2019-11-12 | Newport Fab, Llc | PCM RF switch fabrication with subtractively formed heater |
US10644235B2 (en) * | 2018-08-14 | 2020-05-05 | Newport Fab, Llc | Phase-change material (PCM) radio frequency (RF) switch with reduced parasitic capacitance |
US10739290B2 (en) | 2018-08-14 | 2020-08-11 | Newport Fab, Llc | Read out integrated circuit (ROIC) for rapid testing and characterization of conductivity skew of phase-change material (PCM) in PCM radio frequency (RF) switches |
US11196401B2 (en) | 2018-08-14 | 2021-12-07 | Newport Fab, Llc | Radio frequency (RF) module using a tunable RF filter with non-volatile RF switches |
US10593404B2 (en) | 2018-08-14 | 2020-03-17 | Newport Fab, Llc | Array architecture for large scale integration of phase-change material (PCM) radio frequency (RF) switches |
US10566321B1 (en) * | 2018-08-14 | 2020-02-18 | Newport Fab, Llc | Wafer-to-wafer and die-to-wafer bonding of phase-change material (PCM) switches with integrated circuits and bonded two-die devices |
US10770657B2 (en) | 2018-08-14 | 2020-09-08 | Newport Fab, Llc | High reliability phase-change material (PCM) radio frequency (RF) switch using trap-rich region |
US10707125B2 (en) | 2018-08-14 | 2020-07-07 | Newport Fab, Llc | Fabrication of contacts in an RF switch having a phase-change material (PCM) and a heating element |
US10833004B2 (en) | 2018-08-14 | 2020-11-10 | Newport Fab, Llc Dba Jazz Semiconductor | Capacitive tuning circuit using RF switches with PCM capacitors and PCM contact capacitors |
US10686128B2 (en) | 2018-08-14 | 2020-06-16 | Newport Fab, Llc | Semiconductor devices having phase-change material (PCM) radio frequency (RF) switches and integrated passive devices |
US10476001B1 (en) | 2018-08-14 | 2019-11-12 | Newport Fab, Llc | Manufacturing RF switch based on phase-change material |
US10862477B2 (en) | 2018-08-14 | 2020-12-08 | Newport Fab, Llc | Read out integrated circuit (ROIC) for rapid testing of functionality of phase-change material (PCM) radio frequency (RF) switches |
US10615338B2 (en) | 2018-08-14 | 2020-04-07 | Newport Fab, Llc | Phase-change material (PCM) contacts with slot lower portions and contact dielectric for reducing parasitic capacitance and improving manufacturability in PCM RF switches |
US10622560B2 (en) * | 2018-08-14 | 2020-04-14 | Newport Fab, Llc | Semiconductor chips and systems having phase-change material (PCM) switches integrated with micro-electrical-mechanical systems (MEMS) and/or resonators |
US10770389B2 (en) | 2018-08-14 | 2020-09-08 | Newport Fab, Llc | Phase-change material (PCM) radio frequency (RF) switches with capacitively coupled RF terminals |
US10566528B1 (en) | 2018-08-14 | 2020-02-18 | Newport Fab, Llc | Heating element designs for phase-change material (PCM) radio frequency (RF) switches |
US10644236B2 (en) | 2018-08-14 | 2020-05-05 | Newport Fab, Llc | Phase-change material (PCM) radio frequency (RF) switch with reduced parasitic capacitance |
US10529922B1 (en) | 2018-08-14 | 2020-01-07 | Newport Fab, Llc | Substrates and heat spreaders for heat management and RF isolation in integrated semiconductor devices having phase-change material (PCM) radio frequency (RF) switches |
US10916540B2 (en) | 2018-08-14 | 2021-02-09 | Newport Fab, Llc | Device including PCM RF switch integrated with group III-V semiconductors |
US10461253B1 (en) | 2018-08-14 | 2019-10-29 | Newport Fab, Llc | High reliability RF switch based on phase-change material |
US11050022B2 (en) | 2018-08-14 | 2021-06-29 | Newport Fab, Llc | Radio frequency (RF) switches having phase-change material (PCM) and heat management for increased manufacturability and performance |
US10916585B2 (en) | 2018-08-14 | 2021-02-09 | Newport Fab, Llc | Stacked phase-change material (PCM) radio frequency (RF) switches with improved RF power handling |
US10686130B2 (en) | 2018-08-14 | 2020-06-16 | Newport Fab, Llc | Phase-change material (PCM) contact configurations for improving performance in PCM RF switches |
US10944052B2 (en) | 2018-08-14 | 2021-03-09 | Newport Fab, Llc | Phase-change material (PCM) radio frequency (RF) switch using a chemically protective and thermally conductive layer |
US10937960B2 (en) | 2018-08-14 | 2021-03-02 | Newport Fab, Llc | Concurrent fabrication of and structure for capacitive terminals and ohmic terminals in a phase-change material (PCM) radio frequency (RF) switch |
US11159145B2 (en) | 2018-08-14 | 2021-10-26 | Newport Fab, Llc | Radio frequency (RF) filtering using phase-change material (PCM) RF switches |
US10693061B2 (en) | 2018-08-14 | 2020-06-23 | Newport Fab, Llc | Semiconductor devices having phase-change material (PCM) radio frequency (RF) switches and integrated active devices |
US10454027B1 (en) | 2018-08-14 | 2019-10-22 | Newport Fab, Llc | Phase-change material (PCM) radio frequency (RF) switches with stressor layers and contact adhesion layers |
US10686010B2 (en) | 2018-08-14 | 2020-06-16 | Newport Fab, Llc | Fabrication of semiconductor device using a shared material in a phase-change material (PCM) switch region and a resonator region |
US10749109B2 (en) | 2018-08-14 | 2020-08-18 | Newport Fab, Llc | Read out integrated circuit (ROIC) for rapid testing and characterization of resistivity change of heating element in phase-change material (PCM) radio frequency (RF) switch |
US11289650B2 (en) * | 2019-03-04 | 2022-03-29 | International Business Machines Corporation | Stacked access device and resistive memory |
US11183503B2 (en) * | 2019-07-31 | 2021-11-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory cell having top and bottom electrodes defining recesses |
CN110635030B (en) * | 2019-09-24 | 2021-10-01 | 华中科技大学 | Vertical electrode configuration structure for nanoscale phase-change memory cells |
US11600664B2 (en) | 2020-01-16 | 2023-03-07 | Globalfoundries Singapore Pte. Ltd. | Memory devices and methods of forming memory devices |
US11309353B2 (en) * | 2020-04-30 | 2022-04-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Spacer-defined back-end transistor as memory selector |
US11502250B2 (en) * | 2020-05-26 | 2022-11-15 | Globalfoundries Singapore Pte. Ltd. | Memory devices and methods of forming memory devices |
JP2023039618A (en) * | 2021-09-09 | 2023-03-22 | キオクシア株式会社 | memory device |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150340606A1 (en) * | 2013-01-18 | 2015-11-26 | Nec Corporation | Switching element and method for fabricating semiconductor switching device |
Family Cites Families (96)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6337266B1 (en) | 1996-07-22 | 2002-01-08 | Micron Technology, Inc. | Small electrode for chalcogenide memories |
US6871396B2 (en) * | 2000-02-09 | 2005-03-29 | Matsushita Electric Industrial Co., Ltd. | Transfer material for wiring substrate |
US6507061B1 (en) * | 2001-08-31 | 2003-01-14 | Intel Corporation | Multiple layer phase-change memory |
US6764894B2 (en) * | 2001-08-31 | 2004-07-20 | Ovonyx, Inc. | Elevated pore phase-change memory |
KR100829556B1 (en) * | 2002-05-29 | 2008-05-14 | 삼성전자주식회사 | Magneto-resistive Random access memory and method for manufacturing the same |
US7049623B2 (en) * | 2002-12-13 | 2006-05-23 | Ovonyx, Inc. | Vertical elevated pore phase change memory |
JP4008857B2 (en) * | 2003-03-24 | 2007-11-14 | 株式会社東芝 | Semiconductor memory device and manufacturing method thereof |
US7928420B2 (en) * | 2003-12-10 | 2011-04-19 | International Business Machines Corporation | Phase change tip storage cell |
JP4072523B2 (en) | 2004-07-15 | 2008-04-09 | 日本電気株式会社 | Semiconductor device |
KR100655796B1 (en) * | 2004-08-17 | 2006-12-11 | 삼성전자주식회사 | Phase-changeable memory device and method of manufacturing the same |
DE102004041893B4 (en) * | 2004-08-30 | 2006-11-23 | Infineon Technologies Ag | Process for the production of memory devices (PCRAM) with memory cells based on a phase-changeable layer |
US7633110B2 (en) | 2004-09-21 | 2009-12-15 | Taiwan Semiconductor Manufacturing Co., Ltd. | Memory cell |
DE102004052611A1 (en) * | 2004-10-29 | 2006-05-04 | Infineon Technologies Ag | Method for producing an opening at least partially filled with a filling material, method for producing a memory cell and memory cell |
US20060169968A1 (en) * | 2005-02-01 | 2006-08-03 | Thomas Happ | Pillar phase change memory cell |
TWI431761B (en) * | 2005-02-10 | 2014-03-21 | Renesas Electronics Corp | Semiconductor integrated device |
KR100645064B1 (en) | 2005-05-23 | 2006-11-10 | 삼성전자주식회사 | Metal oxide resistive ram and manufacturing method thereof |
KR100668348B1 (en) * | 2005-11-11 | 2007-01-12 | 삼성전자주식회사 | Nonvolatile memory device and fabrication method of the same |
JP4847743B2 (en) * | 2005-11-28 | 2011-12-28 | エルピーダメモリ株式会社 | Nonvolatile memory device |
US7531825B2 (en) * | 2005-12-27 | 2009-05-12 | Macronix International Co., Ltd. | Method for forming self-aligned thermal isolation cell for a variable resistance memory array |
EP1845567A1 (en) * | 2006-04-11 | 2007-10-17 | STMicroelectronics S.r.l. | Phase-change memory device and manufacturing process thereof. |
US20110049454A1 (en) * | 2006-06-23 | 2011-03-03 | Motoyasu Terao | Semiconductor device |
JP2008021668A (en) * | 2006-07-10 | 2008-01-31 | Renesas Technology Corp | Phase-change nonvolatile memory, and manufacturing method thereof |
JP2008021750A (en) * | 2006-07-11 | 2008-01-31 | Matsushita Electric Ind Co Ltd | Resistance change element, method for manufacturing the same, and resistance change memory using the same element |
KR100858083B1 (en) * | 2006-10-18 | 2008-09-10 | 삼성전자주식회사 | Phase change memory device having increased contact area between lower electrode contact layer and phase change layer and method of manufacturing the same |
JP2008103541A (en) * | 2006-10-19 | 2008-05-01 | Renesas Technology Corp | Phase change memory and manufacturing method thereof |
US20080094885A1 (en) * | 2006-10-24 | 2008-04-24 | Macronix International Co., Ltd. | Bistable Resistance Random Access Memory Structures with Multiple Memory Layers and Multilevel Memory States |
KR101187374B1 (en) * | 2006-12-19 | 2012-10-02 | 후지쯔 가부시끼가이샤 | Resistance change device and process for producing the same |
KR100791008B1 (en) * | 2006-12-26 | 2008-01-04 | 삼성전자주식회사 | Phase-change memory device having phase change material pattern shared between adjacent cells and electronic product including the phase-change memory |
US20080247214A1 (en) * | 2007-04-03 | 2008-10-09 | Klaus Ufert | Integrated memory |
US7817454B2 (en) * | 2007-04-03 | 2010-10-19 | Micron Technology, Inc. | Variable resistance memory with lattice array using enclosing transistors |
KR100869235B1 (en) * | 2007-05-25 | 2008-11-18 | 삼성전자주식회사 | Method of manufacturing semiconductor diode and method of manufacturing pram using the same |
US20100176363A1 (en) * | 2007-06-04 | 2010-07-15 | Kensuke Takahashi | Variable resistance element and semiconductor device provided with the same |
US20080303015A1 (en) * | 2007-06-07 | 2008-12-11 | Thomas Happ | Memory having shared storage material |
WO2009022373A1 (en) * | 2007-08-10 | 2009-02-19 | Renesas Technology Corp. | Semiconductor device and its manufacturing method |
JP5284270B2 (en) * | 2007-10-30 | 2013-09-11 | パナソニック株式会社 | Nonvolatile semiconductor memory device and manufacturing method thereof |
JP2009135219A (en) * | 2007-11-29 | 2009-06-18 | Renesas Technology Corp | Semiconductor device, and method of manufacturing same |
WO2009072213A1 (en) * | 2007-12-07 | 2009-06-11 | Fujitsu Limited | Resistance change-type memory device, nonvolatile memory device, and method for manufacturing them |
KR20090081153A (en) * | 2008-01-23 | 2009-07-28 | 삼성전자주식회사 | Resistive random access memory device and method of manufacturing the same |
US8564079B2 (en) * | 2008-04-21 | 2013-10-22 | Qualcomm Incorporated | STT MRAM magnetic tunnel junction architecture and integration |
US7906817B1 (en) * | 2008-06-06 | 2011-03-15 | Novellus Systems, Inc. | High compressive stress carbon liners for MOS devices |
WO2009154266A1 (en) * | 2008-06-20 | 2009-12-23 | 日本電気株式会社 | Semiconductor memory device and manufacturing method therefor |
US7791925B2 (en) * | 2008-10-31 | 2010-09-07 | Seagate Technology, Llc | Structures for resistive random access memory cells |
US8053749B2 (en) * | 2008-11-07 | 2011-11-08 | Seagate Technology Llc | Mirrored-gate cell for non-volatile memory |
WO2010079816A1 (en) * | 2009-01-09 | 2010-07-15 | 日本電気株式会社 | Semiconductor device and manufacturing method therefor |
US9059028B2 (en) * | 2009-06-25 | 2015-06-16 | Nec Corporation | Semiconductor device and method for manufacturing same |
US8283202B2 (en) * | 2009-08-28 | 2012-10-09 | International Business Machines Corporation | Single mask adder phase change memory element |
WO2011024455A1 (en) * | 2009-08-28 | 2011-03-03 | パナソニック株式会社 | Semiconductor memory device and production method therefor |
US7943420B1 (en) * | 2009-11-25 | 2011-05-17 | International Business Machines Corporation | Single mask adder phase change memory element |
US9385308B2 (en) * | 2010-03-26 | 2016-07-05 | Qualcomm Incorporated | Perpendicular magnetic tunnel junction structure |
US8471360B2 (en) * | 2010-04-14 | 2013-06-25 | Sandisk 3D Llc | Memory cell with carbon switching material having a reduced cross-sectional area and methods for forming the same |
US8541765B2 (en) * | 2010-05-25 | 2013-09-24 | Micron Technology, Inc. | Resistance variable memory cell structures and methods |
US8785238B2 (en) * | 2010-07-01 | 2014-07-22 | Panasonic Corporation | Nonvolatile memory element and method for manufacturing same |
US8241944B2 (en) * | 2010-07-02 | 2012-08-14 | Micron Technology, Inc. | Resistive RAM devices and methods |
JP2012064440A (en) * | 2010-09-16 | 2012-03-29 | Konica Minolta Business Technologies Inc | Photoelectric conversion element and solar cell |
JP4960537B1 (en) * | 2010-11-19 | 2012-06-27 | パナソニック株式会社 | Nonvolatile memory element and method of manufacturing nonvolatile memory element |
KR101715861B1 (en) * | 2010-12-02 | 2017-03-14 | 삼성전자주식회사 | Method of forming semiconductor device using deuterium annealing |
US8824183B2 (en) * | 2010-12-14 | 2014-09-02 | Sandisk 3D Llc | Non-volatile memory having 3D array of read/write elements with vertical bit lines and select devices and methods thereof |
WO2012120893A1 (en) * | 2011-03-10 | 2012-09-13 | パナソニック株式会社 | Method for producing non-volatile recording device |
US20120261635A1 (en) * | 2011-04-12 | 2012-10-18 | Feng Zhou | Resistive random access memory (ram) cell and method for forming |
CN102185105A (en) * | 2011-04-22 | 2011-09-14 | 复旦大学 | Semiconductor memory structure and manufacturing method thereof |
JP2012248620A (en) * | 2011-05-26 | 2012-12-13 | Toshiba Corp | Manufacturing method of semiconductor memory device |
US8609492B2 (en) * | 2011-07-27 | 2013-12-17 | Micron Technology, Inc. | Vertical memory cell |
JP5899474B2 (en) * | 2011-09-16 | 2016-04-06 | パナソニックIpマネジメント株式会社 | Nonvolatile memory element, nonvolatile memory device, method for manufacturing nonvolatile memory element, and method for manufacturing nonvolatile memory device |
US8822265B2 (en) | 2011-10-06 | 2014-09-02 | Intermolecular, Inc. | Method for reducing forming voltage in resistive random access memory |
WO2013054506A1 (en) * | 2011-10-11 | 2013-04-18 | パナソニック株式会社 | Method of manufacturing semiconductor storage element |
KR20130044496A (en) * | 2011-10-24 | 2013-05-03 | 에스케이하이닉스 주식회사 | Phase change random access memory device and fabrication method thereof |
US8878156B2 (en) * | 2011-11-21 | 2014-11-04 | Avalanche Technology Inc. | Memory device having stitched arrays of 4 F2 memory cells |
KR101841445B1 (en) * | 2011-12-06 | 2018-03-23 | 삼성전자주식회사 | Resist RAM device and method of manufacturing the same |
US8710481B2 (en) * | 2012-01-23 | 2014-04-29 | Sandisk 3D Llc | Non-volatile memory cell containing a nano-rail electrode |
WO2013125172A1 (en) * | 2012-02-20 | 2013-08-29 | パナソニック株式会社 | Non-volatile storage device and manufacturing method therefor |
JP2013175570A (en) * | 2012-02-24 | 2013-09-05 | National Institute Of Advanced Industrial & Technology | Semiconductor memory device and process of manufacturing the same |
US8698118B2 (en) * | 2012-02-29 | 2014-04-15 | Globalfoundries Singapore Pte Ltd | Compact RRAM device and methods of making same |
WO2013140768A1 (en) * | 2012-03-21 | 2013-09-26 | パナソニック株式会社 | Nonvolatile storage device and method for manufacturing same |
JP2013197422A (en) * | 2012-03-21 | 2013-09-30 | Toshiba Corp | Nonvolatile storage device and manufacturing method of the same |
JP5597320B2 (en) * | 2012-03-29 | 2014-10-01 | パナソニック株式会社 | Method for manufacturing nonvolatile memory device |
US10103329B2 (en) * | 2012-06-22 | 2018-10-16 | Nec Corporation | Switching element and method for manufacturing switching element |
US8896096B2 (en) * | 2012-07-19 | 2014-11-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Process-compatible decoupling capacitor and method for making the same |
US9245789B2 (en) * | 2012-10-09 | 2016-01-26 | Nec Corporation | Method for forming wiring |
KR20140058278A (en) * | 2012-11-06 | 2014-05-14 | 삼성전자주식회사 | Resistive memory device, resistive memory array and manufacturing method of resistive memory device |
US8921818B2 (en) * | 2012-11-09 | 2014-12-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Resistance variable memory structure |
US9231197B2 (en) * | 2012-11-12 | 2016-01-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Logic compatible RRAM structure and process |
US9019743B2 (en) * | 2012-11-29 | 2015-04-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and structure for resistive switching random access memory with high reliable and high density |
KR102021978B1 (en) * | 2012-12-06 | 2019-09-18 | 삼성전자주식회사 | Semiconductor device having blocking layer and method of forming the same |
US9130162B2 (en) * | 2012-12-20 | 2015-09-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Resistance variable memory structure and method of forming the same |
US9331277B2 (en) | 2013-01-21 | 2016-05-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | One transistor and one resistive random access memory (RRAM) structure with spacer |
US9437813B2 (en) * | 2013-02-14 | 2016-09-06 | Sandisk Technologies Llc | Method for forming resistance-switching memory cell with multiple electrodes using nano-particle hard mask |
US8963114B2 (en) * | 2013-03-06 | 2015-02-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | One transistor and one resistive (1T1R) random access memory (RRAM) structure with dual spacers |
US8952347B2 (en) * | 2013-03-08 | 2015-02-10 | Taiwan Semiconductor Manfacturing Company, Ltd. | Resistive memory cell array with top electrode bit line |
US9478638B2 (en) * | 2013-03-12 | 2016-10-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Resistive switching random access memory with asymmetric source and drain |
US9231205B2 (en) | 2013-03-13 | 2016-01-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Low form voltage resistive random access memory (RRAM) |
US9349953B2 (en) * | 2013-03-15 | 2016-05-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Resistance variable memory structure and method of forming the same |
TWI543337B (en) * | 2013-03-19 | 2016-07-21 | 東芝股份有限公司 | Resistance random access memory device |
US8872149B1 (en) * | 2013-07-30 | 2014-10-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | RRAM structure and process using composite spacer |
US9040951B2 (en) * | 2013-08-30 | 2015-05-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Resistance variable memory structure and method of forming the same |
US9112148B2 (en) | 2013-09-30 | 2015-08-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | RRAM cell structure with laterally offset BEVA/TEVA |
US9178144B1 (en) | 2014-04-14 | 2015-11-03 | Taiwan Semiconductor Manufacturing Co., Ltd. | RRAM cell with bottom electrode |
-
2013
- 2013-09-30 US US14/041,514 patent/US9112148B2/en active Active
- 2013-12-30 CN CN201310746001.6A patent/CN104518085B/en active Active
-
2014
- 2014-09-03 KR KR1020140116912A patent/KR101573146B1/en active IP Right Grant
-
2015
- 2015-07-20 US US14/803,377 patent/US9425392B2/en active Active
-
2016
- 2016-07-29 US US15/223,399 patent/US10199575B2/en active Active
-
2018
- 2018-12-20 US US16/227,096 patent/US10700275B2/en active Active
-
2020
- 2020-06-24 US US16/910,609 patent/US11723292B2/en active Active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150340606A1 (en) * | 2013-01-18 | 2015-11-26 | Nec Corporation | Switching element and method for fabricating semiconductor switching device |
Also Published As
Publication number | Publication date |
---|---|
US10199575B2 (en) | 2019-02-05 |
CN104518085B (en) | 2017-12-05 |
US20170141301A1 (en) | 2017-05-18 |
US10700275B2 (en) | 2020-06-30 |
US20150325786A1 (en) | 2015-11-12 |
US9112148B2 (en) | 2015-08-18 |
KR101573146B1 (en) | 2015-12-01 |
CN104518085A (en) | 2015-04-15 |
US20190123271A1 (en) | 2019-04-25 |
US9425392B2 (en) | 2016-08-23 |
US11723292B2 (en) | 2023-08-08 |
US20150090949A1 (en) | 2015-04-02 |
KR20150037517A (en) | 2015-04-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11723292B2 (en) | RRAM cell structure with laterally offset BEVA/TEVA | |
US20220077385A1 (en) | Techniques for mram mtj top electrode connection | |
US11430956B2 (en) | RRAM cell structure with conductive etch-stop layer | |
US9893278B1 (en) | Embedded memory device between noncontigous interconnect metal layers | |
US10727077B2 (en) | Structure and method to expose memory cells with different sizes | |
US10680038B2 (en) | RRAM memory cell with multiple filaments | |
US11315861B2 (en) | Method for forming a homogeneous bottom electrode via (BEVA) top surface for memory | |
US9385316B2 (en) | RRAM retention by depositing Ti capping layer before HK HfO | |
US20200350366A1 (en) | Techniques for mram top electrode via connection | |
TWI777513B (en) | Memory device and fabricating method thereof | |
US11800818B2 (en) | Top electrode last scheme for memory cell to prevent metal redeposit | |
US11737290B2 (en) | RRAM memory cell with multiple filaments | |
US11107982B2 (en) | RRAM structure | |
US20110248317A1 (en) | Semiconductor device and method of fabricating the same | |
US20230157032A1 (en) | Bit-line resistance reduction | |
CN110660902B (en) | Memory device, integrated circuit and method of manufacturing memory device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHANG, CHIH-YANG;CHU, WEN-TING;TU, KUO-CHI;AND OTHERS;SIGNING DATES FROM 20150713 TO 20150717;REEL/FRAME:053027/0140 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |