US20200303477A9 - Display panel, method for manufacturing the same, display device and displaying method - Google Patents
Display panel, method for manufacturing the same, display device and displaying method Download PDFInfo
- Publication number
- US20200303477A9 US20200303477A9 US16/075,001 US201816075001A US2020303477A9 US 20200303477 A9 US20200303477 A9 US 20200303477A9 US 201816075001 A US201816075001 A US 201816075001A US 2020303477 A9 US2020303477 A9 US 2020303477A9
- Authority
- US
- United States
- Prior art keywords
- electrode
- pixel
- substrate
- display
- display panel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 39
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 15
- 239000000758 substrate Substances 0.000 claims abstract description 79
- 239000010409 thin film Substances 0.000 claims abstract description 57
- 238000005286 illumination Methods 0.000 claims description 48
- 229910052751 metal Inorganic materials 0.000 claims description 10
- 239000002184 metal Substances 0.000 claims description 10
- 230000000149 penetrating effect Effects 0.000 claims description 8
- 239000004020 conductor Substances 0.000 claims description 7
- 238000000059 patterning Methods 0.000 claims description 3
- OFIYHXOOOISSDN-UHFFFAOYSA-N tellanylidenegallium Chemical compound [Te]=[Ga] OFIYHXOOOISSDN-UHFFFAOYSA-N 0.000 description 4
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 3
- 229910052709 silver Inorganic materials 0.000 description 3
- 239000004332 silver Substances 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 238000002161 passivation Methods 0.000 description 2
- 229910001887 tin oxide Inorganic materials 0.000 description 2
- 230000003064 anti-oxidating effect Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000014509 gene expression Effects 0.000 description 1
- RHZWSUVWRRXEJF-UHFFFAOYSA-N indium tin Chemical compound [In].[Sn] RHZWSUVWRRXEJF-UHFFFAOYSA-N 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000002096 quantum dot Substances 0.000 description 1
- 230000036632 reaction speed Effects 0.000 description 1
- XOLBLPGZBRYERU-UHFFFAOYSA-N tin dioxide Chemical compound O=[Sn]=O XOLBLPGZBRYERU-UHFFFAOYSA-N 0.000 description 1
- TYHJXGDMRRJCRY-UHFFFAOYSA-N zinc indium(3+) oxygen(2-) tin(4+) Chemical compound [O-2].[Zn+2].[Sn+4].[In+3] TYHJXGDMRRJCRY-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/124—Insulating layers formed between TFT elements and OLED elements
-
- H01L27/3258—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/131—Interconnections, e.g. wiring lines or terminals
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
- G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/3406—Control of illumination source
- G09G3/342—Control of illumination source using several illumination sources separately controlled corresponding to different display panel areas, e.g. along one dimension such as lines
-
- H01L27/3248—
-
- H01L27/3262—
-
- H01L51/5231—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K50/00—Organic light-emitting devices
- H10K50/80—Constructional details
- H10K50/805—Electrodes
- H10K50/81—Anodes
- H10K50/816—Multilayers, e.g. transparent multilayers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K50/00—Organic light-emitting devices
- H10K50/80—Constructional details
- H10K50/805—Electrodes
- H10K50/81—Anodes
- H10K50/818—Reflective anodes, e.g. ITO combined with thick metallic layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K50/00—Organic light-emitting devices
- H10K50/80—Constructional details
- H10K50/805—Electrodes
- H10K50/82—Cathodes
- H10K50/826—Multilayers, e.g. opaque multilayers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K50/00—Organic light-emitting devices
- H10K50/80—Constructional details
- H10K50/86—Arrangements for improving contrast, e.g. preventing reflection of ambient light
- H10K50/865—Arrangements for improving contrast, e.g. preventing reflection of ambient light comprising light absorbing layers, e.g. light-blocking layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/1201—Manufacture or treatment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
- H10K59/1213—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being TFTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/123—Connection of the pixel electrodes to the thin film transistors [TFT]
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/02—Composition of display devices
- G09G2300/023—Display panel composed of stacked panels
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/04—Structural and physical details of display devices
- G09G2300/0421—Structural details of the set of electrodes
- G09G2300/0426—Layout of electrodes and connections
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
- G09G2300/0809—Several active elements per pixel in active matrix panels
-
- H01L2227/32—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K2102/00—Constructional details relating to the organic devices covered by this subclass
- H10K2102/301—Details of OLEDs
- H10K2102/302—Details of OLEDs of OLED structures
- H10K2102/3023—Direction of light emission
- H10K2102/3026—Top emission
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K2102/00—Constructional details relating to the organic devices covered by this subclass
- H10K2102/301—Details of OLEDs
- H10K2102/302—Details of OLEDs of OLED structures
- H10K2102/3023—Direction of light emission
- H10K2102/3031—Two-side emission, e.g. transparent OLEDs [TOLED]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K50/00—Organic light-emitting devices
- H10K50/10—OLEDs or polymer light-emitting diodes [PLED]
- H10K50/11—OLEDs or polymer light-emitting diodes [PLED] characterised by the electroluminescent [EL] layers
- H10K50/115—OLEDs or polymer light-emitting diodes [PLED] characterised by the electroluminescent [EL] layers comprising active inorganic nanostructures, e.g. luminescent quantum dots
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
Definitions
- Embodiments of the present disclosure relate to the field of display technologies, and in particular, to a display panel, a method for manufacturing the same, a display device and a displaying method.
- OLED Organic Light Emitting Diode
- QLED Quantum dot Light Emitting Diode
- Embodiments of the present disclosure provide a display panel, a method for manufacturing the same, a display device and a displaying method.
- a first aspect of the present disclosure provides a display panel.
- the display panel includes a substrate, a thin film transistor on the substrate, an insulating layer covering the substrate and the thin film transistor, a first electrode and a second electrode on the insulating layer and electrically insulated with each other, wherein an orthographic projection of the first electrode on the substrate does not overlap with an orthographic projection of the thin film transistor on the substrate, an orthographic projection of the second electrode on the substrate overlaps with an orthographic projection of the thin film transistor on the substrate, a light emitting layer on the first electrode and the second electrode, and a third electrode and a fourth electrode on the light emitting layer, wherein an orthographic projection of the third electrode on the substrate overlaps with an orthographic projection of the first electrode on the substrate, an orthographic projection of the fourth electrode on the substrate overlaps with an orthographic projection of the second electrode on the substrate.
- the first electrode, the third electrode, and a first portion of the light emitting layer between the first electrode and the third electrode constitute a first pixel
- the second electrode, the fourth electrode and a second portion of the light emitting layer between the second electrode and the fourth electrode constitute a second pixel
- the first electrode is connected to a source/drain electrode of the thin film transistor through a via penetrating the insulating layer, thereby the first pixel is used as a display pixel and the second pixel is used as an illumination pixel.
- the second electrode is connected to a source/drain electrode of the thin film transistor through a via penetrating the insulating layer, thereby the first pixel is used as an illumination pixel and the second pixel is used as a display pixel.
- the first electrode, the third electrode, and the fourth electrode are transparent electrodes, and the second electrode is a non-transparent electrode.
- the transparent electrode includes a transparent conductive material and the non-transparent electrode includes a metal.
- the third electrode and the fourth electrode are formed integrally.
- the display panel further includes a pixel definition layer between the first electrode and the second electrode.
- a second aspect of the present disclosure provides a method for manufacturing a display panel.
- the method includes forming a thin film transistor on a substrate, forming a thin film transistor on a substrate, forming an insulating layer to cover the substrate and the thin film transistor, forming a first electrode and a second electrode electrically insulated with each other on the insulating layer, wherein an orthographic projection of the first electrode on the substrate does not overlap with an orthographic projection of the thin film transistor on the substrate, an orthographic projection of the second electrode on the substrate overlaps with an orthographic projection of the thin film transistor on the substrate, forming a light emitting layer on the first electrode and the second electrode, and forming a third electrode and a fourth electrode on the light emitting layer, wherein an orthographic projection of the third electrode on the substrate overlaps with an orthographic projection of the first electrode on the substrate, an orthographic projection of the fourth electrode on the substrate overlaps with an orthographic projection of the second electrode on the substrate.
- the first electrode, the third electrode, and a first portion of the light emitting layer between the first electrode and the third electrode constitute a first pixel
- the second electrode, the fourth electrode and a second portion of the light emitting layer between the second electrode and the fourth electrode constitute a second pixel
- forming the insulating layer further includes patterning the insulating layer to form a via penetrating the insulating layer.
- the first electrode is connected to a source/drain electrode of the thin film transistor through the via, thereby the first pixel is used as a display pixel and the second pixel is used as an illumination pixel.
- the second electrode is connected to a source/drain electrode of the thin film transistor through the via, thereby the first pixel is used as an illumination pixel and the second pixel is used as a display pixel.
- the first electrode, the third electrode and the fourth electrode are transparent electrodes, and the second electrode is a non-transparent electrode.
- the transparent electrode includes a transparent conductive material and the non-transparent electrode includes a metal.
- the third electrode and the fourth electrode are formed integrally.
- the method further includes forming a pixel definition layer between the first electrode and the second electrode prior to forming the light emitting layer.
- a third aspect of the present disclosure provides a display device including the display panel described in the first aspect of the present disclosure.
- a fourth aspect of the present disclosure provides a displaying method using the display panel described in the first aspect of the present disclosure.
- the method controls the display panel using one of the following modes: a first mode, wherein the first pixel is a display pixel, the second pixel is an illumination pixel, the first pixel emits light, and the second pixel does not emit light, a second mode, wherein the first pixel is a display pixel, the second pixel is an illumination pixel, and the first pixel and the second pixel simultaneously emit light, a third mode, wherein the first pixel is a display pixel, the second pixel is an illumination pixel, the first pixel does not emit light, and the second pixel emits light, a fourth mode, wherein the first pixel is an illumination pixel, the second pixel is a display pixel, the first pixel does not emit light, and the second pixel emits light, and a fifth mode, wherein the first pixel is an illumination pixel, the second pixel is a display pixel, the first
- FIG. 1 is a schematic view of a cross section of a display panel in accordance with an embodiment of the present disclosure
- FIG. 2 is a schematic view of a cross section of a display panel in accordance with another embodiment of the present disclosure
- FIG. 3 is a plan view of a display panel in accordance with an embodiment of the present disclosure.
- FIG. 4 is a flow chart of a method for manufacturing a display panel in accordance with an embodiment of the present disclosure
- FIG. 5 is a schematic view of forming a thin film transistor of a method for manufacturing a display panel in accordance with an embodiment of the present disclosure
- FIG. 6 is a schematic view of forming an insulating layer of a method for manufacturing a display panel in accordance with an embodiment of the present disclosure
- FIG. 7 is a schematic view of forming a first electrode and a second electrode of a method for manufacturing a display panel in accordance with an embodiment of the present disclosure
- FIG. 8 is a schematic view of forming a pixel definition layer of a method for manufacturing a display panel in accordance with an embodiment of the present disclosure
- FIG. 9 is a schematic view of forming a light emitting layer of a method for manufacturing a display panel in accordance with an embodiment of the present disclosure.
- FIG. 10 is a schematic view of forming an electrode layer of a method for manufacturing a display panel in accordance with an embodiment of the present disclosure
- FIG. 11 is a schematic view of a first mode of a display panel in accordance with an embodiment of the present disclosure.
- FIG. 12 is a schematic view of a second mode of a display panel in accordance with an embodiment of the present disclosure.
- FIG. 13 is a schematic view of a third mode of a display panel in accordance with an embodiment of the present disclosure.
- FIG. 14 is a schematic view of a fourth mode of a display panel in accordance with an embodiment of the present disclosure.
- FIG. 15 is a schematic view of a fifth mode of a display panel in accordance with an embodiment of the present disclosure.
- orientations or positions relationship indicated by the terms “upper”, “above”, “lower”, “under”, “top”, “bottom”, “between”, etc. are the orientations or positions relationship based on the orientations or positions relationship shown in the drawings, which is merely for the convenience of describing the present disclosure and simplifying the description, and does not indicate or imply that the referred device or element has to have a specific orientation and is constructed and operated in a specific orientation, therefore, it cannot be understood as a limitation to the disclosure.
- an element or a layer when an element or a layer is referred to as being “on” another element or layer, the element or the layer can be directly on the another element or layer, or an intermediate element or layer can be present, likewise, when an element or a layer is referred to as being “under” another element or layer, the element or the layer can be directly under another element or layer, or at least one intermediate element or layer can be present, when an element or a layer is referred to as being between two elements or two layers, the element or the layer can be an unique element or layer between the two elements or the two layers, or more than one intermediate element or layer can be present.
- a display panel is provided.
- the display panel can be an OLED display panel or a QLED display panel.
- An anode is disposed between a thin film transistor and a light emitting layer of the display panel to utilize the light emitting layer corresponding to the anode, thereby increasing the aperture ratio of the display panel and enabling the display panel to perform both display and illumination functions.
- FIG. 1 is a schematic view of a cross section of a display panel 10 in accordance with an embodiment of the present disclosure.
- the display panel 10 includes a substrate 1 , a thin film transistor 2 on the substrate 1 , an insulating layer 3 covering the substrate 1 and the thin film transistor 2 , wherein the insulating layer 3 includes a via 31 penetrating the insulating layer 3 , a first electrode 41 and a second electrode 42 on the insulating layer 3 and electrically insulated with each other, wherein an orthographic projection of the first electrode 41 on the substrate 1 does not overlap with an orthographic projection of the thin film transistor 2 on the substrate 1 , an orthographic projection of the second electrode 42 on the substrate 1 overlaps with an orthographic projection of the thin film transistor 2 on the substrate 1 , a pixel definition layer 5 between the first electrode 41 and the second electrode 42 , a light emitting layer 6 on the first electrode 41 , the second electrode 42 and the pixel definition layer 5 , and an electrode layer 7 on the light emitting layer
- the electrode layer 7 includes a third electrode 71 and a fourth electrode 72 .
- An orthographic projection of the third electrode 71 on the substrate 1 overlaps with an orthographic projection of the first electrode 41 on the substrate 1
- the orthographic projection of the fourth electrode 72 on the substrate 1 overlaps with an orthographic projection of the second electrode 42 on the substrate 1 .
- the third electrode 71 and the fourth electrode 72 may be formed integrally.
- the first electrode 41 , the third electrode 71 , and a first portion 61 of the light emitting layer 6 between the first electrode 41 and the third electrode 71 constitute a first pixel 81
- the second electrode 42 , the fourth electrode 72 and a second portion 62 of the light emitting layer 6 between the second electrode 42 and the fourth electrode 72 constitute a second pixel 82 .
- the first electrode 41 is connected to a source/drain electrode of the thin film transistor 2 through the via 31 , thereby the first pixel 81 is used as a display pixel and the second pixel 82 is used as an illumination pixel.
- FIG. 2 is a schematic view of a cross section of a display panel 20 in accordance with another embodiment of the present disclosure.
- FIG. 2 differs from FIG. 1 in that, as shown in FIG. 2 , the second electrode 42 is connected to the source/drain electrode of the thin film transistor 2 through the via 31 , thereby the first pixel 81 is used as an illumination pixel and the second pixel 82 is used as a display pixel.
- the other parts of FIG. 2 are similar to FIG. 1 and will not be described again.
- the first electrode 41 , the third electrode 71 , and the fourth electrode 72 are transparent electrodes, and the second electrode 42 is a non-transparent electrode.
- the transparent electrode may include a transparent conductive material, for example, a transparent conductive oxide such as indium tin oxide, indium tin zinc oxide, and tin oxide.
- the non-transparent electrode may include a metal such as silver or aluminum.
- the metal when the metal is a metal that is easily oxidized such as silver or aluminum, an anti-oxidation layer such as indium tin oxide may also be formed on the metal surface.
- the non-transparent electrode may be a stack of indium tin oxide/silver/indium tin oxide, as shown by the second electrode 42 in FIG. 1 .
- the substrate 1 is transparent.
- the substrate 1 may be a glass substrate.
- the thin film transistor 2 may be a top gate thin film transistor or a bottom gate thin film transistor, which is not specifically limited herein.
- the insulating layer 3 may be a stack including a passivation layer and a protection layer.
- FIG. 3 is a plan view of a display panel in accordance with an embodiment of the present disclosure.
- the pixel region of the display panel includes a display pixel and an illumination pixel.
- the display pixel in FIG. 3 corresponds to the first pixel 81
- the illumination pixel corresponds to the second pixel 82 .
- the display pixel in FIG. 3 corresponds to the second pixel 82
- the illumination pixel corresponds to the first pixel 81 .
- a black matrix may be included between display pixels to prevent crosstalk of light.
- a method for manufacturing the above-described display panel is also provided.
- the manufactured display panel can realize both display and illumination functions.
- FIG. 4 is a flow chart of a method for manufacturing a display panel in accordance with an embodiment of the present disclosure. As shown in FIG. 4 , in step 401 , a thin film transistor is formed on a substrate. FIG. 5 further shows a schematic view of forming the thin film transistor 2 .
- the thin film transistor 2 is formed on the substrate 1 .
- the substrate 1 may be a transparent substrate such as a glass substrate.
- the method of forming the thin film transistor 2 is not particularly limited, and the thin film transistor 2 can be formed using a method known to those skilled in the art.
- the thin film transistor 2 may be a top gate thin film transistor or a bottom gate thin film transistor.
- step S 402 an insulating layer is formed to cover the substrate and the thin film transistor.
- FIG. 6 further shows a schematic view of forming the insulating layer 3 .
- step S 402 further includes patterning the insulating layer 3 to form a via 31 penetrating the insulating layer 3 and exposing a source/drain electrode of the thin film transistor 2 .
- the insulating layer 3 may be a stack including a passivation layer and a protection layer.
- step S 403 a first electrode and a second electrode are formed on the insulating layer.
- FIG. 7 further shows a schematic view of forming the first electrode 41 and the second electrode 42 .
- the patterned first electrode 41 and second electrode 42 are formed on the insulating layer 3 .
- An orthographic projection of the first electrode 41 on the substrate 1 does not overlap with an orthographic projection of the thin film transistor 2 on the substrate 1
- an orthographic projection of the second electrode 42 on the substrate 1 overlaps with an orthographic projection of the thin film transistor 2 on the substrate 1 .
- the first electrode 41 is a transparent electrode.
- the second electrode 42 is a non-transparent electrode.
- step S 404 a pixel definition layer is formed between the first electrode and the second electrode.
- FIG. 8 further shows a schematic view of forming the pixel definition layer 5 .
- the patterned pixel definition layer 5 is formed between the first electrode 41 and the second electrode 42 .
- the pixel definition layer 5 forms a pixel opening, thereby forming a plurality of sub-pixel units.
- step S 405 a light emitting layer is formed on the first electrode, the second electrode, and the pixel definition layer.
- FIG. 9 further shows a schematic view of forming the light emitting layer 6 .
- the light emitting layer 6 is formed to cover the first electrode 41 , the second electrode 42 , and the pixel definition layer 5 .
- the light emitting layer 6 may be an OLED light emitting layer or a QLED light emitting layer. Those skilled in the art can make a selection according to actual needs.
- step S 406 an electrode layer is formed on the light emitting layer.
- FIG. 10 further shows a schematic view of forming the electrode layer 7 .
- the electrode layer 7 is formed on the light emitting layer 6 .
- the electrode layer 7 may include a third electrode 71 and a fourth electrode 72 .
- An orthographic projection of the third electrode 71 on the substrate 1 overlaps with an orthographic projection of the first electrode 41 on the substrate 1
- an orthographic projection of the fourth electrode 72 on the substrate 1 overlaps with an orthographic projection of the second electrode 42 on the substrate 1 .
- the first electrode 41 and the second electrode 42 are anodes.
- the third electrode 71 and the fourth electrode 72 are cathodes.
- the first electrode 41 , the third electrode 71 , and a first portion 61 of the light emitting layer 6 may constitute a first pixel 81 .
- the second electrode 42 , the fourth electrode 72 , and a second portion 62 of the light emitting layer 6 may constitute a second pixel 82 .
- the first electrode 41 is connected to the source/drain electrode of the thin film transistor 2 through the via 31 , so that the first pixel 81 is used as a display pixel and the second pixel 82 is used as an illumination pixel.
- the second electrode 42 may also be connected to the source/drain electrode of the thin film transistor 2 through the via 31 , so that the first pixel 81 is used as an illumination pixel and the second pixel 82 is used as a display pixel, as shown in FIG. 2 .
- a displaying method using the above-described display panel which enables the display panel to perform both display and illumination functions.
- FIG. 11 is a schematic view of a first mode of a display panel in accordance with an embodiment of the present disclosure.
- the first electrode 41 is connected to the source/drain electrode of the thin film transistor 2 through the via 31 , with the first pixel 81 being used as a display pixel and the second pixel 82 being used as an illumination pixel.
- the first pixel 81 emits light
- the second pixel 82 does not emit light, thereby realizing double-side display. That is, the first mode can be referred as a double-side display mode.
- FIG. 12 is a schematic view of a second mode of a display panel in accordance with an embodiment of the present disclosure.
- the first electrode 41 is connected to the source/drain electrode of the thin film transistor 2 through the via 31 , with the first pixel 81 being used as a display pixel and the second pixel 82 being used an illumination pixel.
- the first pixel 81 and the second pixel 82 emit light simultaneously, thereby realizing both-side display and illumination. Since the second pixel 82 emits light for illumination, the brightness of the illumination affects the display effect of the display region on the same side of the illumination region to form a secret display, thereby enabling one side to display and the other side to illuminate. That is, the second mode can be referred as a secret display mode.
- FIG. 13 is a schematic view of a third mode of a display panel in accordance with an embodiment of the present disclosure.
- the first electrode 41 is connected to the source/drain electrode of the thin film transistor 2 through the via 31 , with the first pixel 81 being used as a display pixel and the second pixel 82 being used as an illumination pixel.
- the first pixel 81 does not emit light
- the second pixel 82 emits light, thereby realizing single-side illumination. That is, the third mode can be referred as a single-side illumination mode.
- FIG. 14 is a schematic view of a fourth mode of a display panel in accordance with an embodiment of the present disclosure.
- the second electrode 42 is connected to the source/drain electrode of the thin film transistor 2 through the via 31 , with the first pixel 81 being used as an illumination pixel and the second pixel 82 being used as a display pixel.
- the first pixel 81 does not emit light
- the second pixel 82 emits light, thereby realizing single-side display. That is, the third mode can be referred as a single-side display mode.
- FIG. 15 is a schematic view of a fifth mode of a display panel in accordance with an embodiment of the present disclosure.
- the second electrode 42 is connected to the source/drain electrode of the thin film transistor 2 through the via 31 , with the first pixel 81 being used as an illumination pixel and the second pixel 82 being used as a display pixel.
- the first pixel 81 emits light
- the second pixel 82 does not emit light, thereby realizing double-side illumination. That is, the fifth mode can be referred as a double-side illumination mode.
- a display device including the above-described display panel, which can realize both display and illumination functions.
- an anode is disposed between the thin film transistor of the display panel and the light emitting layer of the display panel to utilize the light emitting layer corresponding to the anode, thereby improving the aperture ratio of the display panel and enabling the display panel to realize both display and illumination functions.
Abstract
Description
- This patent application is a National Stage Entry of PCT/CN2018/072049 filed on Jan. 10, 2018, which claims the benefit and priority of Chinese Patent Application No. 201710427338.9 filed on Jun. 8, 2017, the disclosures of which are incorporated herein by reference in their entirety as part of the present application.
- Embodiments of the present disclosure relate to the field of display technologies, and in particular, to a display panel, a method for manufacturing the same, a display device and a displaying method.
- Organic Light Emitting Diode (OLED) and Quantum dot Light Emitting Diode (QLED) display devices have superior characteristics in aspects of self-luminous, no backlight, high contrast, thin thickness, wide viewing angle, fast reaction speed, being applicable for flexible panels, and wide range of using temperature. Due to the superior characteristics above, the OLED and QLED are recognized as the mainstream technology for next-generation displays and have been favored by major display manufacturers.
- Embodiments of the present disclosure provide a display panel, a method for manufacturing the same, a display device and a displaying method.
- A first aspect of the present disclosure provides a display panel. The display panel includes a substrate, a thin film transistor on the substrate, an insulating layer covering the substrate and the thin film transistor, a first electrode and a second electrode on the insulating layer and electrically insulated with each other, wherein an orthographic projection of the first electrode on the substrate does not overlap with an orthographic projection of the thin film transistor on the substrate, an orthographic projection of the second electrode on the substrate overlaps with an orthographic projection of the thin film transistor on the substrate, a light emitting layer on the first electrode and the second electrode, and a third electrode and a fourth electrode on the light emitting layer, wherein an orthographic projection of the third electrode on the substrate overlaps with an orthographic projection of the first electrode on the substrate, an orthographic projection of the fourth electrode on the substrate overlaps with an orthographic projection of the second electrode on the substrate. The first electrode, the third electrode, and a first portion of the light emitting layer between the first electrode and the third electrode constitute a first pixel, the second electrode, the fourth electrode and a second portion of the light emitting layer between the second electrode and the fourth electrode constitute a second pixel.
- In an embodiment of the present disclosure, the first electrode is connected to a source/drain electrode of the thin film transistor through a via penetrating the insulating layer, thereby the first pixel is used as a display pixel and the second pixel is used as an illumination pixel.
- In an embodiment of the present disclosure, the second electrode is connected to a source/drain electrode of the thin film transistor through a via penetrating the insulating layer, thereby the first pixel is used as an illumination pixel and the second pixel is used as a display pixel.
- In an embodiment of the present disclosure, the first electrode, the third electrode, and the fourth electrode are transparent electrodes, and the second electrode is a non-transparent electrode.
- In an embodiment of the present disclosure, the transparent electrode includes a transparent conductive material and the non-transparent electrode includes a metal.
- In an embodiment of the present disclosure, the third electrode and the fourth electrode are formed integrally.
- In an embodiment of the present disclosure, the display panel further includes a pixel definition layer between the first electrode and the second electrode.
- A second aspect of the present disclosure provides a method for manufacturing a display panel. The method includes forming a thin film transistor on a substrate, forming a thin film transistor on a substrate, forming an insulating layer to cover the substrate and the thin film transistor, forming a first electrode and a second electrode electrically insulated with each other on the insulating layer, wherein an orthographic projection of the first electrode on the substrate does not overlap with an orthographic projection of the thin film transistor on the substrate, an orthographic projection of the second electrode on the substrate overlaps with an orthographic projection of the thin film transistor on the substrate, forming a light emitting layer on the first electrode and the second electrode, and forming a third electrode and a fourth electrode on the light emitting layer, wherein an orthographic projection of the third electrode on the substrate overlaps with an orthographic projection of the first electrode on the substrate, an orthographic projection of the fourth electrode on the substrate overlaps with an orthographic projection of the second electrode on the substrate. The first electrode, the third electrode, and a first portion of the light emitting layer between the first electrode and the third electrode constitute a first pixel, the second electrode, the fourth electrode and a second portion of the light emitting layer between the second electrode and the fourth electrode constitute a second pixel.
- In an embodiment of the present disclosure, forming the insulating layer further includes patterning the insulating layer to form a via penetrating the insulating layer.
- In an embodiment of the present disclosure, the first electrode is connected to a source/drain electrode of the thin film transistor through the via, thereby the first pixel is used as a display pixel and the second pixel is used as an illumination pixel.
- In an embodiment of the present disclosure, the second electrode is connected to a source/drain electrode of the thin film transistor through the via, thereby the first pixel is used as an illumination pixel and the second pixel is used as a display pixel.
- In an embodiment of the present disclosure, the first electrode, the third electrode and the fourth electrode are transparent electrodes, and the second electrode is a non-transparent electrode.
- In an embodiment of the present disclosure, the transparent electrode includes a transparent conductive material and the non-transparent electrode includes a metal.
- In an embodiment of the present disclosure, the third electrode and the fourth electrode are formed integrally.
- In an embodiment of the present disclosure, the method further includes forming a pixel definition layer between the first electrode and the second electrode prior to forming the light emitting layer.
- A third aspect of the present disclosure provides a display device including the display panel described in the first aspect of the present disclosure.
- A fourth aspect of the present disclosure provides a displaying method using the display panel described in the first aspect of the present disclosure. The method controls the display panel using one of the following modes: a first mode, wherein the first pixel is a display pixel, the second pixel is an illumination pixel, the first pixel emits light, and the second pixel does not emit light, a second mode, wherein the first pixel is a display pixel, the second pixel is an illumination pixel, and the first pixel and the second pixel simultaneously emit light, a third mode, wherein the first pixel is a display pixel, the second pixel is an illumination pixel, the first pixel does not emit light, and the second pixel emits light, a fourth mode, wherein the first pixel is an illumination pixel, the second pixel is a display pixel, the first pixel does not emit light, and the second pixel emits light, and a fifth mode, wherein the first pixel is an illumination pixel, the second pixel is a display pixel, the first pixel emits light, and the second pixel does not emit light.
- Further aspects and regions of applicability will become apparent from the description provided herein. It should be understood that various aspects of this disclosure may be implemented individually or in combination with one or more other aspects. It should also be understood that the description and specific examples herein are intended for purposes of illustration only and are not intended to limit the scope of the present disclosure.
- The drawings described herein are for illustrative purposes only of selected embodiments and not all possible implementations, and are not intended to limit the scope of the present disclosure.
-
FIG. 1 is a schematic view of a cross section of a display panel in accordance with an embodiment of the present disclosure; -
FIG. 2 is a schematic view of a cross section of a display panel in accordance with another embodiment of the present disclosure; -
FIG. 3 is a plan view of a display panel in accordance with an embodiment of the present disclosure; -
FIG. 4 is a flow chart of a method for manufacturing a display panel in accordance with an embodiment of the present disclosure; -
FIG. 5 is a schematic view of forming a thin film transistor of a method for manufacturing a display panel in accordance with an embodiment of the present disclosure; -
FIG. 6 is a schematic view of forming an insulating layer of a method for manufacturing a display panel in accordance with an embodiment of the present disclosure; -
FIG. 7 is a schematic view of forming a first electrode and a second electrode of a method for manufacturing a display panel in accordance with an embodiment of the present disclosure; -
FIG. 8 is a schematic view of forming a pixel definition layer of a method for manufacturing a display panel in accordance with an embodiment of the present disclosure; -
FIG. 9 is a schematic view of forming a light emitting layer of a method for manufacturing a display panel in accordance with an embodiment of the present disclosure; -
FIG. 10 is a schematic view of forming an electrode layer of a method for manufacturing a display panel in accordance with an embodiment of the present disclosure; -
FIG. 11 is a schematic view of a first mode of a display panel in accordance with an embodiment of the present disclosure; -
FIG. 12 is a schematic view of a second mode of a display panel in accordance with an embodiment of the present disclosure; -
FIG. 13 is a schematic view of a third mode of a display panel in accordance with an embodiment of the present disclosure; -
FIG. 14 is a schematic view of a fourth mode of a display panel in accordance with an embodiment of the present disclosure; and -
FIG. 15 is a schematic view of a fifth mode of a display panel in accordance with an embodiment of the present disclosure. - Corresponding reference numerals indicate corresponding parts or features throughout the several views of the drawings.
- As used herein and in the appended claims, the singular form of a word includes the plural, and vice versa, unless the context clearly dictates otherwise. Thus, the references “a”, “an”, and “the” are generally inclusive of the plurals of the respective terms. Similarly, the words “comprise”, “comprises”, and “comprising” are to be interpreted inclusively rather than exclusively. Likewise, the terms “include”, “including” and “or” should all be construed to be inclusive, unless such a construction is clearly prohibited from the context. Where used herein the term “examples,” particularly when followed by a listing of terms is merely exemplary and illustrative, and should not be deemed to be exclusive or comprehensive.
- In addition, it should be noted that, in the description of the present disclosure, the orientations or positions relationship indicated by the terms “upper”, “above”, “lower”, “under”, “top”, “bottom”, “between”, etc. are the orientations or positions relationship based on the orientations or positions relationship shown in the drawings, which is merely for the convenience of describing the present disclosure and simplifying the description, and does not indicate or imply that the referred device or element has to have a specific orientation and is constructed and operated in a specific orientation, therefore, it cannot be understood as a limitation to the disclosure. In addition, when an element or a layer is referred to as being “on” another element or layer, the element or the layer can be directly on the another element or layer, or an intermediate element or layer can be present, likewise, when an element or a layer is referred to as being “under” another element or layer, the element or the layer can be directly under another element or layer, or at least one intermediate element or layer can be present, when an element or a layer is referred to as being between two elements or two layers, the element or the layer can be an unique element or layer between the two elements or the two layers, or more than one intermediate element or layer can be present.
- Further to be noted, when the elements and the embodiments thereof of the present application are introduced, the articles “a/an”, “one”, “the” and “said” are intended to represent the existence of one or more elements. Unless otherwise specified, “a plurality of” means two or more. The expressions “comprise”, “include”, “contain” and “have” are intended as inclusive and mean that there may be other elements besides those listed. The terms such as “first” and “second” are used herein only for purposes of description and are not intended to indicate or imply relative importance and the order of formation.
- The flow diagrams depicted herein are just one example. There may be many variations to this diagram or the steps described therein without departing from the spirit of the disclosure. For instance, the steps may be performed in a differing order or steps may be added, deleted, or modified. All of these variations are considered a part of the claimed disclosure.
- Example embodiments will now be described more fully with reference to the accompanying drawings.
- In an embodiment of the present disclosure, a display panel is provided. The display panel can be an OLED display panel or a QLED display panel. An anode is disposed between a thin film transistor and a light emitting layer of the display panel to utilize the light emitting layer corresponding to the anode, thereby increasing the aperture ratio of the display panel and enabling the display panel to perform both display and illumination functions.
-
FIG. 1 is a schematic view of a cross section of adisplay panel 10 in accordance with an embodiment of the present disclosure. As shown inFIG. 1 , thedisplay panel 10 includes asubstrate 1, athin film transistor 2 on thesubstrate 1, an insulatinglayer 3 covering thesubstrate 1 and thethin film transistor 2, wherein the insulatinglayer 3 includes a via 31 penetrating the insulatinglayer 3, afirst electrode 41 and asecond electrode 42 on the insulatinglayer 3 and electrically insulated with each other, wherein an orthographic projection of thefirst electrode 41 on thesubstrate 1 does not overlap with an orthographic projection of thethin film transistor 2 on thesubstrate 1, an orthographic projection of thesecond electrode 42 on thesubstrate 1 overlaps with an orthographic projection of thethin film transistor 2 on thesubstrate 1, apixel definition layer 5 between thefirst electrode 41 and thesecond electrode 42, alight emitting layer 6 on thefirst electrode 41, thesecond electrode 42 and thepixel definition layer 5, and anelectrode layer 7 on thelight emitting layer 6. Theelectrode layer 7 includes athird electrode 71 and afourth electrode 72. An orthographic projection of thethird electrode 71 on thesubstrate 1 overlaps with an orthographic projection of thefirst electrode 41 on thesubstrate 1, and the orthographic projection of thefourth electrode 72 on thesubstrate 1 overlaps with an orthographic projection of thesecond electrode 42 on thesubstrate 1. According to an embodiment of the present disclosure, thethird electrode 71 and thefourth electrode 72 may be formed integrally. - In an embodiment of the present disclosure, the
first electrode 41, thethird electrode 71, and afirst portion 61 of thelight emitting layer 6 between thefirst electrode 41 and thethird electrode 71 constitute afirst pixel 81, and thesecond electrode 42, thefourth electrode 72 and asecond portion 62 of thelight emitting layer 6 between thesecond electrode 42 and thefourth electrode 72 constitute asecond pixel 82. - As shown in
FIG. 1 , thefirst electrode 41 is connected to a source/drain electrode of thethin film transistor 2 through the via 31, thereby thefirst pixel 81 is used as a display pixel and thesecond pixel 82 is used as an illumination pixel. -
FIG. 2 is a schematic view of a cross section of a display panel 20 in accordance with another embodiment of the present disclosure.FIG. 2 differs fromFIG. 1 in that, as shown inFIG. 2 , thesecond electrode 42 is connected to the source/drain electrode of thethin film transistor 2 through the via 31, thereby thefirst pixel 81 is used as an illumination pixel and thesecond pixel 82 is used as a display pixel. The other parts ofFIG. 2 are similar toFIG. 1 and will not be described again. - In an embodiment of the present disclosure, the
first electrode 41, thethird electrode 71, and thefourth electrode 72 are transparent electrodes, and thesecond electrode 42 is a non-transparent electrode. As an example, the transparent electrode may include a transparent conductive material, for example, a transparent conductive oxide such as indium tin oxide, indium tin zinc oxide, and tin oxide. The non-transparent electrode may include a metal such as silver or aluminum. According to an embodiment of the present disclosure, when the metal is a metal that is easily oxidized such as silver or aluminum, an anti-oxidation layer such as indium tin oxide may also be formed on the metal surface. In an embodiment of the present disclosure, the non-transparent electrode may be a stack of indium tin oxide/silver/indium tin oxide, as shown by thesecond electrode 42 inFIG. 1 . - In an embodiment of the present disclosure, the
substrate 1 is transparent. Thesubstrate 1 may be a glass substrate. - In an embodiment of the present disclosure, the
thin film transistor 2 may be a top gate thin film transistor or a bottom gate thin film transistor, which is not specifically limited herein. - In an embodiment of the present disclosure, the insulating
layer 3 may be a stack including a passivation layer and a protection layer. -
FIG. 3 is a plan view of a display panel in accordance with an embodiment of the present disclosure. As shown inFIG. 3 , the pixel region of the display panel includes a display pixel and an illumination pixel. In the embodiment shown inFIG. 1 , the display pixel inFIG. 3 corresponds to thefirst pixel 81, and the illumination pixel corresponds to thesecond pixel 82. In the embodiment shown inFIG. 2 , the display pixel inFIG. 3 corresponds to thesecond pixel 82, and the illumination pixel corresponds to thefirst pixel 81. In addition, a black matrix may be included between display pixels to prevent crosstalk of light. - In an embodiment of the present disclosure, a method for manufacturing the above-described display panel is also provided. The manufactured display panel can realize both display and illumination functions.
-
FIG. 4 is a flow chart of a method for manufacturing a display panel in accordance with an embodiment of the present disclosure. As shown inFIG. 4 , instep 401, a thin film transistor is formed on a substrate.FIG. 5 further shows a schematic view of forming thethin film transistor 2. - In an embodiment of the present disclosure, as shown in
FIG. 5 , thethin film transistor 2 is formed on thesubstrate 1. Thesubstrate 1 may be a transparent substrate such as a glass substrate. In an embodiment of the present disclosure, the method of forming thethin film transistor 2 is not particularly limited, and thethin film transistor 2 can be formed using a method known to those skilled in the art. In addition, thethin film transistor 2 may be a top gate thin film transistor or a bottom gate thin film transistor. - As shown in
FIG. 4 , in step S402, an insulating layer is formed to cover the substrate and the thin film transistor.FIG. 6 further shows a schematic view of forming the insulatinglayer 3. - In an embodiment of the present disclosure, as shown in
FIG. 6 , the insulatinglayer 3 is formed to cover thesubstrate 1 and thethin film transistor 2. In addition, step S402 further includes patterning the insulatinglayer 3 to form a via 31 penetrating the insulatinglayer 3 and exposing a source/drain electrode of thethin film transistor 2. - In an embodiment of the present disclosure, the insulating
layer 3 may be a stack including a passivation layer and a protection layer. - As shown in
FIG. 4 , in step S403, a first electrode and a second electrode are formed on the insulating layer.FIG. 7 further shows a schematic view of forming thefirst electrode 41 and thesecond electrode 42. - In an embodiment of the present disclosure, as shown in
FIG. 7 , the patternedfirst electrode 41 andsecond electrode 42 are formed on the insulatinglayer 3. An orthographic projection of thefirst electrode 41 on thesubstrate 1 does not overlap with an orthographic projection of thethin film transistor 2 on thesubstrate 1, and an orthographic projection of thesecond electrode 42 on thesubstrate 1 overlaps with an orthographic projection of thethin film transistor 2 on thesubstrate 1. Thefirst electrode 41 is a transparent electrode. Thesecond electrode 42 is a non-transparent electrode. - As shown in
FIG. 4 , in step S404, a pixel definition layer is formed between the first electrode and the second electrode.FIG. 8 further shows a schematic view of forming thepixel definition layer 5. - In an embodiment of the present disclosure, as shown in
FIG. 8 , the patternedpixel definition layer 5 is formed between thefirst electrode 41 and thesecond electrode 42. Thepixel definition layer 5 forms a pixel opening, thereby forming a plurality of sub-pixel units. - As shown in
FIG. 4 , in step S405, a light emitting layer is formed on the first electrode, the second electrode, and the pixel definition layer.FIG. 9 further shows a schematic view of forming thelight emitting layer 6. - In an embodiment of the present disclosure, as shown in
FIG. 9 , thelight emitting layer 6 is formed to cover thefirst electrode 41, thesecond electrode 42, and thepixel definition layer 5. Here, thelight emitting layer 6 may be an OLED light emitting layer or a QLED light emitting layer. Those skilled in the art can make a selection according to actual needs. - As shown in
FIG. 4 , in step S406, an electrode layer is formed on the light emitting layer.FIG. 10 further shows a schematic view of forming theelectrode layer 7. - In an embodiment of the present disclosure, as shown in
FIG. 10 , theelectrode layer 7 is formed on thelight emitting layer 6. Theelectrode layer 7 may include athird electrode 71 and afourth electrode 72. An orthographic projection of thethird electrode 71 on thesubstrate 1 overlaps with an orthographic projection of thefirst electrode 41 on thesubstrate 1, and an orthographic projection of thefourth electrode 72 on thesubstrate 1 overlaps with an orthographic projection of thesecond electrode 42 on thesubstrate 1. Thefirst electrode 41 and thesecond electrode 42 are anodes. Thethird electrode 71 and thefourth electrode 72 are cathodes. Thefirst electrode 41, thethird electrode 71, and afirst portion 61 of thelight emitting layer 6 may constitute afirst pixel 81. Thesecond electrode 42, thefourth electrode 72, and asecond portion 62 of thelight emitting layer 6 may constitute asecond pixel 82. - In
FIG. 10 , thefirst electrode 41 is connected to the source/drain electrode of thethin film transistor 2 through the via 31, so that thefirst pixel 81 is used as a display pixel and thesecond pixel 82 is used as an illumination pixel. Further, thesecond electrode 42 may also be connected to the source/drain electrode of thethin film transistor 2 through the via 31, so that thefirst pixel 81 is used as an illumination pixel and thesecond pixel 82 is used as a display pixel, as shown inFIG. 2 . - In an embodiment of the present disclosure, there is also provided a displaying method using the above-described display panel, which enables the display panel to perform both display and illumination functions.
-
FIG. 11 is a schematic view of a first mode of a display panel in accordance with an embodiment of the present disclosure. As shown inFIG. 11 , in the first mode, thefirst electrode 41 is connected to the source/drain electrode of thethin film transistor 2 through the via 31, with thefirst pixel 81 being used as a display pixel and thesecond pixel 82 being used as an illumination pixel. In the first mode, thefirst pixel 81 emits light, and thesecond pixel 82 does not emit light, thereby realizing double-side display. That is, the first mode can be referred as a double-side display mode. -
FIG. 12 is a schematic view of a second mode of a display panel in accordance with an embodiment of the present disclosure. As shown inFIG. 12 , in the second mode, thefirst electrode 41 is connected to the source/drain electrode of thethin film transistor 2 through the via 31, with thefirst pixel 81 being used as a display pixel and thesecond pixel 82 being used an illumination pixel. In the second mode, thefirst pixel 81 and thesecond pixel 82 emit light simultaneously, thereby realizing both-side display and illumination. Since thesecond pixel 82 emits light for illumination, the brightness of the illumination affects the display effect of the display region on the same side of the illumination region to form a secret display, thereby enabling one side to display and the other side to illuminate. That is, the second mode can be referred as a secret display mode. -
FIG. 13 is a schematic view of a third mode of a display panel in accordance with an embodiment of the present disclosure. As shown inFIG. 13 , in the third mode, thefirst electrode 41 is connected to the source/drain electrode of thethin film transistor 2 through the via 31, with thefirst pixel 81 being used as a display pixel and thesecond pixel 82 being used as an illumination pixel. In the third mode, thefirst pixel 81 does not emit light, and thesecond pixel 82 emits light, thereby realizing single-side illumination. That is, the third mode can be referred as a single-side illumination mode. -
FIG. 14 is a schematic view of a fourth mode of a display panel in accordance with an embodiment of the present disclosure. As shown inFIG. 14 , thesecond electrode 42 is connected to the source/drain electrode of thethin film transistor 2 through the via 31, with thefirst pixel 81 being used as an illumination pixel and thesecond pixel 82 being used as a display pixel. In the fourth mode, thefirst pixel 81 does not emit light, and thesecond pixel 82 emits light, thereby realizing single-side display. That is, the third mode can be referred as a single-side display mode. -
FIG. 15 is a schematic view of a fifth mode of a display panel in accordance with an embodiment of the present disclosure. As shown inFIG. 15 , in the fifth mode, thesecond electrode 42 is connected to the source/drain electrode of thethin film transistor 2 through the via 31, with thefirst pixel 81 being used as an illumination pixel and thesecond pixel 82 being used as a display pixel. In the fifth mode, thefirst pixel 81 emits light, and thesecond pixel 82 does not emit light, thereby realizing double-side illumination. That is, the fifth mode can be referred as a double-side illumination mode. - In an embodiment of the present disclosure, there is also provided a display device including the above-described display panel, which can realize both display and illumination functions.
- In an embodiment of the present disclosure, an anode is disposed between the thin film transistor of the display panel and the light emitting layer of the display panel to utilize the light emitting layer corresponding to the anode, thereby improving the aperture ratio of the display panel and enabling the display panel to realize both display and illumination functions.
- The foregoing description of the embodiments has been provided for purpose of illustration and description. It is not intended to be exhaustive or to limit the disclosure. Individual elements or features of a particular embodiment are generally not limited to that particular embodiment, but, where applicable, are interchangeable and can be used in a selected embodiment, even if not specifically shown or described. The same may also be varied in many ways. Such variations are not to be regarded as a departure from the disclosure, and all such modifications are included within the scope of the disclosure.
Claims (20)
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710427338.9 | 2017-06-08 | ||
CN201710427338 | 2017-06-08 | ||
CN201710427338.9A CN107195662A (en) | 2017-06-08 | 2017-06-08 | Display panel and preparation method thereof, display device and display methods |
PCT/CN2018/072049 WO2018223699A1 (en) | 2017-06-08 | 2018-01-10 | Display panel, preparation method therefor, display device using same, and display method thereof |
Publications (3)
Publication Number | Publication Date |
---|---|
US20190355797A1 US20190355797A1 (en) | 2019-11-21 |
US10763319B2 US10763319B2 (en) | 2020-09-01 |
US20200303477A9 true US20200303477A9 (en) | 2020-09-24 |
Family
ID=59876580
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/075,001 Active 2038-03-09 US10763319B2 (en) | 2017-06-08 | 2018-01-10 | Display panel, method for manufacturing the same, display device and displaying method |
Country Status (3)
Country | Link |
---|---|
US (1) | US10763319B2 (en) |
CN (1) | CN107195662A (en) |
WO (1) | WO2018223699A1 (en) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107195662A (en) * | 2017-06-08 | 2017-09-22 | 京东方科技集团股份有限公司 | Display panel and preparation method thereof, display device and display methods |
CN107705713B (en) * | 2017-10-13 | 2019-12-27 | 上海天马微电子有限公司 | Display panel and display device |
CN109585506A (en) * | 2018-11-22 | 2019-04-05 | 武汉华星光电技术有限公司 | OLED with illumination functions shows equipment |
WO2023159597A1 (en) * | 2022-02-28 | 2023-08-31 | 京东方科技集团股份有限公司 | Display substrate, display apparatus and manufacturing method |
KR20240010615A (en) * | 2022-07-14 | 2024-01-24 | 삼성디스플레이 주식회사 | Electronic device |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3423232B2 (en) | 1998-11-30 | 2003-07-07 | 三洋電機株式会社 | Active EL display |
TWI429327B (en) * | 2005-06-30 | 2014-03-01 | Semiconductor Energy Lab | Semiconductor device, display device, and electronic appliance |
KR100748309B1 (en) * | 2006-02-10 | 2007-08-09 | 삼성에스디아이 주식회사 | Organic light-emitting display device and method for fabricating the same |
US7920219B2 (en) * | 2006-10-30 | 2011-04-05 | Samsung Electronics Co., Ltd. | Liquid crystal display device and method of manufacturing the same |
CN102832356B (en) * | 2012-08-30 | 2015-04-08 | 京东方科技集团股份有限公司 | Organic light-emitting diode (OLED) packaging structure, manufacturing method thereof and luminescent device |
KR102113149B1 (en) * | 2012-12-28 | 2020-05-20 | 엘지디스플레이 주식회사 | Organic light emitting element, organic light emitting display device and method for manufacturing the same |
TW201501284A (en) * | 2013-06-28 | 2015-01-01 | Hon Hai Prec Ind Co Ltd | Optical sensing light emitting display |
CN104752461B (en) * | 2013-12-25 | 2018-09-04 | 昆山国显光电有限公司 | A kind of double-side display device and preparation method thereof |
CN104882466A (en) * | 2015-05-27 | 2015-09-02 | 深圳市华星光电技术有限公司 | Organic luminescence display device |
CN105140260B (en) * | 2015-07-23 | 2018-04-17 | 京东方科技集团股份有限公司 | Organic LED array substrate and preparation method thereof, display device |
KR102356160B1 (en) * | 2015-07-29 | 2022-02-03 | 엘지디스플레이 주식회사 | Light valve panel and liquid crystal display device using the same |
KR102475504B1 (en) * | 2015-08-20 | 2022-12-09 | 엘지디스플레이 주식회사 | Transparent display pannel transparent display device including the same |
CN105789265B (en) * | 2016-05-20 | 2019-04-23 | 广州新视界光电科技有限公司 | A kind of display device |
CN106057821B (en) * | 2016-07-22 | 2019-07-09 | 京东方科技集团股份有限公司 | Array substrate, manufacturing method of array base plate and display device |
CN107195662A (en) * | 2017-06-08 | 2017-09-22 | 京东方科技集团股份有限公司 | Display panel and preparation method thereof, display device and display methods |
-
2017
- 2017-06-08 CN CN201710427338.9A patent/CN107195662A/en active Pending
-
2018
- 2018-01-10 WO PCT/CN2018/072049 patent/WO2018223699A1/en active Application Filing
- 2018-01-10 US US16/075,001 patent/US10763319B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
US20190355797A1 (en) | 2019-11-21 |
WO2018223699A1 (en) | 2018-12-13 |
CN107195662A (en) | 2017-09-22 |
US10763319B2 (en) | 2020-09-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10923545B2 (en) | Thin film transistor array substrate and organic light-emitting display device including the same | |
US11038141B2 (en) | Semiconductor device | |
US10763319B2 (en) | Display panel, method for manufacturing the same, display device and displaying method | |
US10304388B2 (en) | Organic light emitting display device | |
US9478742B2 (en) | Electroluminescence device and manufacturing method thereof | |
US8004178B2 (en) | Organic light emitting diode display with a power line in a non-pixel region | |
US9825109B2 (en) | Display device | |
KR20190100554A (en) | Organic light emitting diode display device | |
KR102506035B1 (en) | Electroluminescent display device | |
WO2016150030A1 (en) | Oled substrate and manufacturing method therefor, oled display panel, and electronic device | |
KR20190126963A (en) | Organic light emitting diode display device | |
US20150014639A1 (en) | Organic light emitting diode display having reduced power consumption | |
US11563067B2 (en) | Display device with improved aperture ratio and transmissivity | |
US9000426B2 (en) | Organic light-emitting display device and method of manufacturing the same | |
JP6223070B2 (en) | Organic EL display device and method of manufacturing organic EL display device | |
US9048458B2 (en) | Method of fabricating pixel structure for organic light-emitting display | |
TWI707469B (en) | Organic light-emitting display apparatus | |
US20220102449A1 (en) | Organic light emitting display device | |
US7687985B2 (en) | Double-sided organic electro-luminescent device | |
JP2022154588A (en) | Display device | |
US20240128275A1 (en) | Display apparatus | |
JP2009059531A (en) | Organic el display device | |
KR20050050015A (en) | Organic electro luminescence display device and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HEFEI XINSHENG OPTOELECTRONICS TECHNOLOGY CO., LTD Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ZOU, QINGHUA;ZHU, RUHUI;YAO, GU;AND OTHERS;REEL/FRAME:046541/0187 Effective date: 20180712 Owner name: BOE TECHNOLOGY GROUP CO., LTD, CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ZOU, QINGHUA;ZHU, RUHUI;YAO, GU;AND OTHERS;REEL/FRAME:046541/0187 Effective date: 20180712 Owner name: HEFEI XINSHENG OPTOELECTRONICS TECHNOLOGY CO., LTD., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ZOU, QINGHUA;ZHU, RUHUI;YAO, GU;AND OTHERS;REEL/FRAME:046541/0187 Effective date: 20180712 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT RECEIVED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |