US20200136611A1 - High Speed Switching Circuit Configuration - Google Patents
High Speed Switching Circuit Configuration Download PDFInfo
- Publication number
- US20200136611A1 US20200136611A1 US16/666,765 US201916666765A US2020136611A1 US 20200136611 A1 US20200136611 A1 US 20200136611A1 US 201916666765 A US201916666765 A US 201916666765A US 2020136611 A1 US2020136611 A1 US 2020136611A1
- Authority
- US
- United States
- Prior art keywords
- substrate
- electrical
- sink
- capacitor
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
- H01S5/00—Semiconductor lasers
- H01S5/04—Processes or apparatus for excitation, e.g. pumping, e.g. by electron beams
- H01S5/042—Electrical excitation ; Circuits therefor
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49589—Capacitor integral with or on the leadframe
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
- H01S5/00—Semiconductor lasers
- H01S5/02—Structural details or components not essential to laser action
- H01S5/022—Mountings; Housings
- H01S5/02218—Material of the housings; Filling of the housings
- H01S5/02234—Resin-filled housings; the housings being made of resin
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
- H01S5/00—Semiconductor lasers
- H01S5/02—Structural details or components not essential to laser action
- H01S5/022—Mountings; Housings
- H01S5/023—Mount members, e.g. sub-mount members
- H01S5/0231—Stems
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
- H01S5/00—Semiconductor lasers
- H01S5/02—Structural details or components not essential to laser action
- H01S5/022—Mountings; Housings
- H01S5/023—Mount members, e.g. sub-mount members
- H01S5/02325—Mechanically integrated components on mount members or optical micro-benches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
- H01S5/00—Semiconductor lasers
- H01S5/02—Structural details or components not essential to laser action
- H01S5/022—Mountings; Housings
- H01S5/0233—Mounting configuration of laser chips
- H01S5/02345—Wire-bonding
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/04—Modifications for accelerating switching
- H03K17/041—Modifications for accelerating switching without feedback from the output circuit to the control circuit
- H03K17/0416—Modifications for accelerating switching without feedback from the output circuit to the control circuit by measures taken in the output circuit
- H03K17/04163—Modifications for accelerating switching without feedback from the output circuit to the control circuit by measures taken in the output circuit in field-effect transistor switches
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0237—High frequency adaptations
- H05K1/025—Impedance arrangements, e.g. impedance matching, reduction of parasitic impedance
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/115—Via connections; Lands around holes or via connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/16—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
- H05K1/162—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor incorporating printed capacitors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/181—Printed circuits structurally associated with non-printed electric components associated with surface mounted components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/303—Surface mounted components, e.g. affixing before soldering, aligning means, spacing means
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K7/00—Constructional details common to different types of electric apparatus
- H05K7/20—Modifications to facilitate cooling, ventilating, or heating
- H05K7/2039—Modifications to facilitate cooling, ventilating, or heating characterised by the heat transfer by conduction from the heat generating element to a dissipating body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01S—DEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
- H01S5/00—Semiconductor lasers
- H01S5/40—Arrangement of two or more semiconductor lasers, not provided for in groups H01S5/02 - H01S5/30
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/06—Thermal details
- H05K2201/066—Heatsink mounted on the surface of the PCB
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/07—Electric details
- H05K2201/0776—Resistance and impedance
- H05K2201/0792—Means against parasitic impedance; Means against eddy currents
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10007—Types of components
- H05K2201/10015—Non-printed capacitor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10007—Types of components
- H05K2201/10106—Light emitting diode [LED]
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10007—Types of components
- H05K2201/10121—Optical component, e.g. opto-electronic component
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10007—Types of components
- H05K2201/10166—Transistor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10636—Leadless chip, e.g. chip capacitor or resistor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10719—Land grid array [LGA]
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Definitions
- the present invention relates to electronic circuitry, and more particularly, is related to a high speed switching circuit.
- FIG. 1A shows a basic switching circuit 100 where an electronic switch 116 having a drain D and a source S is connected across a load (or sink 114 ), to a capacitor 112 .
- the capacitor 112 may be charged via a connection CA. Access to the capacitor 112 herein is represented through the connection CA.
- circuit layouts for such circuits are inadequate for a switching circuit 100 to produce pulses meeting specific amplitude and time duration specifications.
- the physical layout of the circuit elements affects the performance when producing fast high current pulses, for example, having a pulse width of a ten nanoseconds or shorter duration and an amplitude of more than one amp.
- Incorrect layout in particular excessive electrical lead line distances between components increases inductance and/or resistance in a current loop 180 shown in FIG. 1B , decreasing the maximum current that can flow through the circuit 100 and increasing the pulse width (duration). Therefore, there is a need in the industry to address the abovementioned shortcomings.
- FIG. 1A is a circuit diagram of a switching circuit.
- FIG. 1B shows the circuit diagram of the switching circuit of FIG. 1A indicating a current loop.
- FIG. 3A is a schematic diagram of a circuit layout for a second embodiment of a switching circuit from a side view.
- FIG. 3B is a schematic diagram of the circuit layout for the second embodiment of FIG. 3A indicating a surface mount package portion.
- FIG. 5 is a schematic diagram of a circuit layout for a fourth embodiment of a switching circuit from a side view.
- FIG. 6 is a circuit diagram of the first embodiment showing an array of capacitors and loads.
- a “lateral” or “horizontal” current path refers to a direction of current along the surface of a circuit board, for example through circuit board traces.
- a “vertical” current path refers to a direction of current substantially normal to the surface of a circuit board, for example, a current path traveling through a circuit board from a circuit board top surface to a circuit board bottom surface using a through via.
- substantially means “very nearly,” or within typical manufacturing tolerances.
- FIG. 2A shows a first via 220 with a first central axis 260 extending from the first side 204 through the substrate 202 to the second side 206 and a second via 222 with a second central axis 262 extending from the first side 204 to the second side 206 .
- Each via 220 , 222 may provide a first electrical contact point on the first side 204 and a second electrical contact on the second side 206 , such that a first component on the first side 204 having an electrical connection to the first electrical contact is electrically connected to a second component on the second side 206 having an electrical connection to the second electrical contact.
- Such an electrical connection may have considerably lower inductance than a typical (longer) electrical connection, for example laterally electrically connecting components via a wire bond connection or circuit board trace.
- FIG. 2A does not depict the first/second electrical contact of the vias 220 , 222 for clarity, instead showing electrical connections directly to the vias 220 , 222 .
- a capacitor 212 has electrical connections, such as a first capacitor wire bond pad 274 and the second capacitor wire bond pad 275 on a first side of the sink 214 , and a circuit board connector 232 on a second side of the capacitor 212 .
- the wire bond pads 274 and 275 may be electrically connected.
- the wire bond pads 274 , 275 may be different areas of a larger pad.
- Alternative embodiments may use different types of electrical connections, for example, a metal tab, among other possibilities.
- the capacitor 212 has a thickness 209 , for example less than 1000 ⁇ m, preferably less than 500 ⁇ m, and ideally less than 175 ⁇ m.
- the switching component 216 may be electrically connected to the sink 214 through the via 222 using a source electrical contact 236 on the switching component 216 . While FIG. 2A shows a single source electrical contact 236 for simplicity, the source electrical contact 236 may be implemented with one, two or more physical electrical contacts.
- the gate and trigger signal of the switching component 216 are not shown in the drawings for purposes of clarity. It should be noted that while the description of the current path circuit above is somewhat simplified for purposes of clarity, the full path is described below.
- the electrical sink 214 may have the same thickness 209 as the capacitor 212 , in alternative embodiments the electrical sink 214 may be thicker or thinner than the capacitor 212 .
- FIG. 2A shows a single first via 220 connecting the capacitor 212 on the first side 204 of the substrate 202 to the switching component 216 on the second side 206 of the substrate 202
- two or more first vias 220 may be used to increase the electrical and thermal conductivity and reduce the inductance between the first 206 and second sides of the substrate 202
- One or more wire bonds 226 may be used for electrically connecting the capacitor 212 with the electrical sink 214 via the second capacitor wire bond pad 275 on the capacitor 212 and the electrical sink wire bond pad 276 on the electrical sink 214 .
- Alternative embodiments may use different types of electrical connections, for example, a metal tab, among other possibilities.
- a current loop 280 ( FIG. 2B ) through the electrical connections between the capacitor 212 , switching component 216 and the sink 214 may have a total inductance level below 5 nanohenries.
- the inductances of each interconnect are preferred to be less than 5 nanohenries, preferably under one nanohenry each, even more preferably under one nanohenry total.
- An accumulated length of electrical connections of the current loop 280 ( FIG. 2B ) between the capacitor 212 , switching component 216 and the sink 214 is preferably less than 5 mm.
- FIG. 2B is a detail of the switching circuit 200 of FIG. 2A showing the current loop 280 as a dark line. Under the first embodiment, the current loop 280 through the capacitor 212 , the electrical sink 214 , and the switching component 216 does not traverse lateral electrical pathways/traces on either surface of the substrate 202 .
- the current loop 280 is shown as starting at the capacitor 212 , traversing the sink 214 , the substrate 202 , the switching component 216 , the substrate 202 again, and ending at the capacitor 212 . Including the connecting components, the current loop 280 traverses elements 212 - 275 - 226 - 276 - 214 - 234 - 222 - 236 - 216 - 238 - 220 - 232 - 212 .
- the arrangement of the circuit 200 significantly reduces inductance in the current loop 280 over previous circuit arrangements incorporating lateral current paths on a surface of a circuit board. As shown in FIG.
- each of the of vias 220 , 222 has an axis 260 , 262 substantially normal to the substrate 202 .
- the electrical interconnection between the capacitor 212 and the switching component 216 may be made without any lateral connections (such as wire bonds or traces) across the faces of the first substrate side 204 and/or the second substrate side 206 .
- the electrical interconnection between the sink 214 and the switching component 216 may be made without any lateral connections across the faces of the first substrate side 204 and/or the second substrate side 206 .
- the inductance added by the electrical connections 240 , 224 between the controller, 250 , the capacitor charging element 230 , and the capacitor 212 does not detract from the pulse generation performance of the current loop 280 . It may be preferable for the wire bond connection 224 between the additional circuit elements 230 , 250 and the capacitor 212 to have a higher inductance with respect to the current loop 280 to help isolate the electrical parasitics of the additional circuit elements 230 , 250 from the current loop 280 .
- FIG. 1A shows a single switch circuit
- similar configurations may be implemented for an array of switch circuits.
- the capacitor 212 of FIG. 1 may be replaced with a circuit 600 ( FIG. 6 ) having an array of capacitors and/or sinks, for example, for use in multi-channel switches.
- the controller 250 FIG. 2A
- the capacitance value for a channel may be adjusted by using several capacitors wired together, such arrangements may undesirably increase the inductance in the circuit, degrading the performance. Therefore, it may be desirable to use as few capacitors as possible, and instead of combining several capacitors together using a single capacitor that may have its capacitance parameters adjusted by adjusting the physical dimensions of the capacitor. For example, a sequence of individual capacitors chained together may be replaced by a single capacitor that is dimensionally specified, for example by length, to the desired electrical characteristics. Specifically, this may be used to tailor the capacitance of a switching circuit without introducing an undesirable increase in inductance.
- FIG. 3A is a schematic diagram of a circuit layout for a second embodiment 300 of a switching circuit from a side view.
- a first substrate 301 and a second substrate 302 are arranged back-to-back, with through vias 320 connecting the two circuit boards 301 , 302 and providing electrical connections between first circuit board components 312 , 314 on the front face of the first circuit board 301 and second circuit board components 316 , 318 on the front face of the second circuit board 302 while, like the first embodiment 200 , minimizing lateral connections between components 312 , 314 , 316 , where 312 and 314 have top and bottom contacts and 316 having contacts on one side.
- the first circuit board components may include a capacitor 312 and laser diode (sink) 314
- the second circuit board components may include a chip resistor 318 and a switch 316 .
- FIG. 3A shows via contact pads 325 providing electrical connection surfaces on the front/back surfaces of the circuit boards 301 , 302 to the through vias 320 . Electrical connections between component top surfaces may be made by wire bonds 324 , 326 . Solder 328 may provide electrical connections between component bottom surfaces and the via contact pads 325 . Likewise the via contact pads 325 of the first circuit board 301 and the second circuit board 302 may be electrically connected with solder 328 .
- the first substrate 301 may be a circuit board
- the first substrate may include a leadframe 395 for a leadframe style surface mount package 390 , indicated by the dash-dot line.
- the capacitor 312 and the sink 314 are mounted to the leadframe floor (the first substrate 301 ) in the surface mount package 390 , with leadframe lands 395 providing electrically conductive surfaces for top and bottom electrical contact pads of the package 390 , where the top pads provide electrical contacts to the capacitor 312 and the sink 314 , and the bottom pads provide electrical contacts to the second substrate 302 , for example, a substrate 302 .
- the leadframe lands 395 provide electrical conductivity between the top and bottom of the first substrate 301 in lieu of through vias 320 , where leadframe contact pads 396 , for example a metallization layer, may serve as electrical contact surfaces analogous to the via contact pads 325 .
- the surface mount package 390 may be, for example but not limited to, quad-flat no-leads (QFN) or dual-flat no-leads (DFN) packages.
- FIG. 4 is a schematic diagram of a circuit layout for a third embodiment 400 of a switching circuit from a side view.
- the third embodiment has each of components 312 , 314 , 318 , 316 mounted to one of two surfaces of a component substrate 202 similar to the two sided substrate 202 of the first embodiment.
- the capacitor 312 and sink 314 are mounted on opposite sides of the component substrate 202 from the switch 316 as with the first embodiment 200 , with electrical connections for a current loop 480 made through substrate vias 320 .
- the third embodiment adds a thermally conductive substrate 404 mounted back to back with the component substrate 202 beneath the sink 314 , with through vias 320 in both the component substrate 202 and the thermally conductive substrate 404 to convey heat from the sink 314 to a heat sink 450 mounted on the front face of the thermally conductive substrate 404 , while still minimizing lateral electrical connections.
- a thermal conductor and electrical insulator 329 disposed between the component substrate 202 and the thermally conductive substrate 404 provides a thermal conduit between the component substrate 202 and the thermally conductive substrate 404 , while not providing an electrical conduit between the component substrate 202 and the thermally conductive substrate 404 .
- the substrate 404 and electrical insulator 329 may be replaced by a single thermally conductive component formed of any material that is not electrically conductive.
- heat sink 450 may be made from thermally conductive but electrically non-conductive material in which case the electrical insulator is not required but still can be used.
- FIG. 5 is a schematic diagram of a circuit layout for a fourth embodiment 500 of a switching circuit from a side view.
- the fourth embodiment 500 is similar to the third embodiment 400 .
- first side components 312 , 314 are mounted on a first surface of a two sided substrate 202
- second side components 316 , 318 are mounted on a second surface of the two sided substrate 202 .
- the thermally conductive substrate 404 of the third embodiment 400 is not used, but instead a heat sink 550 is arranged physically so it can thermally attach to the two sided substrate 202 by way of the thermal conductor and electrical insulator 329 .
- heat is conveyed from the sink 314 to the heat sink 550 by through vias 320 in the substrate 202 , while still minimizing lateral electrical connections.
- the heat sink 550 may be made from thermally conductive but electrically non-conductive material, for example, where the electrical insulator is not required.
- the sink 314 may run hot.
- the component arrangement of the first and second embodiments may result in the through vias 320 conducting heat between the switch 316 and the sink 314 .
- the third embodiment and a fourth embodiment, described above, are include heat sinks 404 , 505 to provide thermal cooling for the sink 314 and to reduce thermal conductivity between the sink 314 and the switch 316 .
- a trade-off for this arrangement is the addition of a (preferably) short lateral current path 460 along the substrate 202 to convey current between the sink 314 and the switch 316 .
- FIG. 7 is a flowchart 700 of an exemplary first embodiment of a method for arranging a low inductance electrical switching circuit. It should be noted that any process descriptions or blocks in flowcharts should be understood as representing modules, segments, portions of code, or steps that include one or more instructions for implementing specific logical functions in the process, and alternative implementations are included within the scope of the present invention in which functions may be executed out of order from that shown or discussed, including substantially concurrently or in reverse order, depending on the functionality involved, as would be understood by those reasonably skilled in the art of the present invention. The method is described here with reference to the low inductance electrical switching circuit arrangement ( 200 ) shown in FIG. 2 .
- a two sided substrate ( 202 ) is provided, as shown by block 710 .
- the substrate has a plurality of through-substrate electrical vias ( 220 , 222 ) oriented substantially normal to the substrate first and second sides, each via having a first electrical contact disposed on the first side electrically connected through the substrate to a second electrical contact disposed on the second side opposite the first electrical contact.
- a capacitor ( 212 ) is attached to the first side of the substrate with a capacitor circuit board connector adjacent to and in electrical communication with a first via ( 220 ), as shown by block 720 .
- An electrical sink ( 214 ) is attached to the first side of the substrate with the sink circuit board connector adjacent to and in electrical communication with a second via ( 222 ), as shown by block 730 .
- a switching component ( 216 ) is attached to the second side of the substrate adjacent to and in electrical communication with the first via, as shown by block 740 . In some embodiments, the switching component is also adjacent to and in electrical communication with the second
Abstract
A low inductance electrical switching circuit arrangement, includes a two sided substrate with a plurality of through-substrate electrical vias. A capacitor is arranged on the substrate first side above a first via, and an electrical sink is arranged on the first side above a second via. A switching component configured to produce a plurality of current pulses is arranged on the substrate second side below the first and second via.
Description
- This application claims the benefit of U.S. Provisional Patent Application Ser. No. 62/752,460, filed Oct. 30, 2018, entitled “High Speed Switching Circuit Configuration,” which is incorporated by reference herein in its entirety.
- The present invention relates to electronic circuitry, and more particularly, is related to a high speed switching circuit.
-
FIG. 1A shows abasic switching circuit 100 where anelectronic switch 116 having a drain D and a source S is connected across a load (or sink 114), to acapacitor 112. Thecapacitor 112 may be charged via a connection CA. Access to thecapacitor 112 herein is represented through the connection CA. Presently, circuit layouts for such circuits are inadequate for aswitching circuit 100 to produce pulses meeting specific amplitude and time duration specifications. The physical layout of the circuit elements affects the performance when producing fast high current pulses, for example, having a pulse width of a ten nanoseconds or shorter duration and an amplitude of more than one amp. Incorrect layout, in particular excessive electrical lead line distances between components increases inductance and/or resistance in acurrent loop 180 shown inFIG. 1B , decreasing the maximum current that can flow through thecircuit 100 and increasing the pulse width (duration). Therefore, there is a need in the industry to address the abovementioned shortcomings. - Embodiments of the present invention provide a high speed switching circuit configuration and method for producing the same. Briefly described, the present invention is directed to a low inductance electrical switching circuit arrangement with a two sided substrate with a plurality of through-substrate electrical vias. A capacitor is arranged on the substrate first side above a first via, and an electrical sink is arranged on the first side above a second via. A switching component configured to produce a plurality of current pulses is arranged on the substrate second side below the first and second via.
- Other systems, methods and features of the present invention will be or become apparent to one having ordinary skill in the art upon examining the following drawings and detailed description. It is intended that all such additional systems, methods, and features be included in this description, be within the scope of the present invention and protected by the accompanying claims.
- The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principals of the invention.
-
FIG. 1A is a circuit diagram of a switching circuit. -
FIG. 1B shows the circuit diagram of the switching circuit ofFIG. 1A indicating a current loop. -
FIG. 2A is a schematic diagram of a circuit layout for a first embodiment of a switching circuit from a side view. -
FIG. 2B is a detail of theswitching circuit 200 ofFIG. 2A showing a current loop. -
FIG. 3A is a schematic diagram of a circuit layout for a second embodiment of a switching circuit from a side view. -
FIG. 3B is a schematic diagram of the circuit layout for the second embodiment ofFIG. 3A indicating a surface mount package portion. -
FIG. 4 is a schematic diagram of a circuit layout for a third embodiment of a switching circuit from a side view. -
FIG. 5 is a schematic diagram of a circuit layout for a fourth embodiment of a switching circuit from a side view. -
FIG. 6 is a circuit diagram of the first embodiment showing an array of capacitors and loads. -
FIG. 7 is a flowchart of an exemplary first embodiment of a method for arranging a low inductance electrical switching circuit. - Reference will now be made in detail to embodiments of the present invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts.
- As used within this disclosure, a “lateral” or “horizontal” current path refers to a direction of current along the surface of a circuit board, for example through circuit board traces. A “vertical” current path refers to a direction of current substantially normal to the surface of a circuit board, for example, a current path traveling through a circuit board from a circuit board top surface to a circuit board bottom surface using a through via. As used herein, “substantially” means “very nearly,” or within typical manufacturing tolerances.
- As noted in the background section above,
FIG. 1A is a prior art circuit diagram of a switching circuit with components including thecapacitor 112, the sink 114 (a laser diode), and the switch 116 (a FET switching element). Theswitch 116 has a terminal 118 (G) for input a trigger pulse to turn theswitch 116 on, and CA access to thecapacitor 112 to allow thecapacitor 112 to be charged to a voltage level. WhileFIG. 1A depicts theelectronic switch 116 by a symbol for a FET having a source (S), drain (D) and a gate (G), any electronic switch can be used that has similar function, namely input, output, and trigger terminals. -
FIG. 2A is a schematic diagram showing an exemplary embodiment of aswitching circuit 200 from a side view. Asubstrate 202, for example but not limited to, a printed circuit board (PCB), is configured to support circuit components on afirst side 204, and on asecond side 206 opposite thefirst side 204. Thefirst side 204 and thesecond side 206 are separated by asubstrate thickness 208, for example less than 1000 μm, preferably less than 500 μm, and ideally less than 175 μm. Thesubstrate 202 includes at least two through-substrateelectrical vias substrate 202.FIG. 2A shows afirst via 220 with a firstcentral axis 260 extending from thefirst side 204 through thesubstrate 202 to thesecond side 206 and asecond via 222 with a secondcentral axis 262 extending from thefirst side 204 to thesecond side 206. Each via 220, 222 may provide a first electrical contact point on thefirst side 204 and a second electrical contact on thesecond side 206, such that a first component on thefirst side 204 having an electrical connection to the first electrical contact is electrically connected to a second component on thesecond side 206 having an electrical connection to the second electrical contact. Such an electrical connection may have considerably lower inductance than a typical (longer) electrical connection, for example laterally electrically connecting components via a wire bond connection or circuit board trace.FIG. 2A does not depict the first/second electrical contact of thevias vias - A
capacitor 212 has electrical connections, such as a first capacitorwire bond pad 274 and the second capacitorwire bond pad 275 on a first side of thesink 214, and acircuit board connector 232 on a second side of thecapacitor 212. Thewire bond pads wire bond pads capacitor 212 has athickness 209, for example less than 1000 μm, preferably less than 500 μm, and ideally less than 175 μm. Thecapacitor 212 is arranged to attach to thesubstrate 202 on the substratefirst side 204, for example, via a solder connection between the capacitorcircuit board connector 232 and the first via 220. Note that whileFIG. 2A shows the capacitorcircuit board connector 232 being relatively thick for visual clarity, generally the capacitor circuit board connector may be very thin, for example a thin trace or foil of a conductive metal. - A
switching component 216 configured to produce a plurality of current pulses is arranged to be attached on thesecond side 206 of thesubstrate 202. Theswitching component 216 may be electrically connected to thecapacitor 212 through the via 220 using a gateelectrical contact 238 on theswitching component 216. WhileFIG. 2A shows a single drainelectrical contact 238 for simplicity, the drainelectrical contact 238 may be implemented with one, two or more physical electrical contacts. Arranging theswitching component 216 directly opposite thecapacitor 212 through thesubstrate 202 provides a very short connection length between thecapacitor 212 and theswitching component 216, reducing both resistance and inductance that might otherwise be introduced using lateral electrical connections in conventional one sided circuit boards, for example, circuit board traces and/or wire bonds. - An
electrical sink 214, for example a laser diode or laser diode array, has an electrical connection, such as a sinkwire bond pad 276 on a first side of thesink 214, and acircuit board connector 234 on a second side of thesink 214. Alternative embodiments may use different types of electrical connections, for example, a metal tab, among other possibilities. Thesink 214 is arranged on thefirst side 204 of thesubstrate 202 with the sinkcircuit board connector 234 adjacent to and in electrical communication with a second via 222 electrically connecting thesink 214 to thesource contact 238 on theswitching component 216 through thesubstrate 202. Theswitching component 216 may be electrically connected to thesink 214 through the via 222 using a sourceelectrical contact 236 on theswitching component 216. WhileFIG. 2A shows a single sourceelectrical contact 236 for simplicity, the sourceelectrical contact 236 may be implemented with one, two or more physical electrical contacts. The gate and trigger signal of theswitching component 216 are not shown in the drawings for purposes of clarity. It should be noted that while the description of the current path circuit above is somewhat simplified for purposes of clarity, the full path is described below. - While, as shown in
FIG. 2A , theelectrical sink 214 may have thesame thickness 209 as thecapacitor 212, in alternative embodiments theelectrical sink 214 may be thicker or thinner than thecapacitor 212. - While
FIG. 2A shows a single first via 220 connecting thecapacitor 212 on thefirst side 204 of thesubstrate 202 to theswitching component 216 on thesecond side 206 of thesubstrate 202, two or morefirst vias 220 may be used to increase the electrical and thermal conductivity and reduce the inductance between the first 206 and second sides of thesubstrate 202. Likewise, there may be more than one second via 222 connecting theswitching component 216 with thesink 214. One ormore wire bonds 226 may be used for electrically connecting thecapacitor 212 with theelectrical sink 214 via the second capacitorwire bond pad 275 on thecapacitor 212 and the electrical sinkwire bond pad 276 on theelectrical sink 214. Alternative embodiments may use different types of electrical connections, for example, a metal tab, among other possibilities. - By reducing the length of interconnects between the switching
component 216, thecapacitor 212, and thesink 214, pulse generation characteristics may be improved. Under the first embodiment, a current loop 280 (FIG. 2B ) through the electrical connections between thecapacitor 212, switchingcomponent 216 and thesink 214 may have a total inductance level below 5 nanohenries. The inductances of each interconnect are preferred to be less than 5 nanohenries, preferably under one nanohenry each, even more preferably under one nanohenry total. An accumulated length of electrical connections of the current loop 280 (FIG. 2B ) between thecapacitor 212, switchingcomponent 216 and thesink 214 is preferably less than 5 mm. Each of the interconnect lengths is less than 5 mm in length, preferably less than 1 mm in length. For example, an interconnect length may be as small as 10 μm in length when the interconnect is a bond line of conductive material, such as solder or conductive epoxy. By such improvements in the interconnects, pulses having a current amplitude of at least one amp and a pulse duration of less than 1 nanosecond may be achieved. - The arrangement of the
switching component 216,capacitor 212 and sink 214 with respect to twosides substrate 202 is leveraged to minimize interconnection lengths. The gate and trigger signal of theswitching component 216 are not shown in the drawings for purposes of clarity.FIG. 2B is a detail of theswitching circuit 200 ofFIG. 2A showing thecurrent loop 280 as a dark line. Under the first embodiment, thecurrent loop 280 through thecapacitor 212, theelectrical sink 214, and theswitching component 216 does not traverse lateral electrical pathways/traces on either surface of thesubstrate 202. Thecurrent loop 280 is shown as starting at thecapacitor 212, traversing thesink 214, thesubstrate 202, theswitching component 216, thesubstrate 202 again, and ending at thecapacitor 212. Including the connecting components, thecurrent loop 280 traverses elements 212-275-226-276-214-234-222-236-216-238-220-232-212. The arrangement of thecircuit 200 significantly reduces inductance in thecurrent loop 280 over previous circuit arrangements incorporating lateral current paths on a surface of a circuit board. As shown inFIG. 2A , each of the ofvias axis substrate 202. By arranging each of thecapacitor 212 and theswitching component 216 to intersect with the first viaaxis 260, the electrical interconnection between thecapacitor 212 and theswitching component 216 may be made without any lateral connections (such as wire bonds or traces) across the faces of thefirst substrate side 204 and/or thesecond substrate side 206. Similarly, by arranging each of thesink 214 and theswitching component 216 to intersect with the second viaaxis 262, the electrical interconnection between thesink 214 and theswitching component 216 may be made without any lateral connections across the faces of thefirst substrate side 204 and/or thesecond substrate side 206. - Additional circuit elements may also be included in the
circuit 200, for example, acapacitor charging element 230 may be attached to thesubstrate 202first side 204 and electrically connected to thecapacitor 212, for example, via awire bond connection 224 between a second charging elementwire bond pad 273 to the first capacitorwire bond pad 274, or alternatively via traces on the substrate (not shown). Alternative embodiments may include more than one chargingelement 230, for example, embodiments with an array of capacitors/loads, Other circuit elements, for example, acontroller 250 may be incorporated into thecircuit 200 in a similar fashion, such as, via awire bond connection 240 between a first charging elementwire bond pad 272 to a controllerwire bond pad 271. - The inductance added by the
electrical connections capacitor charging element 230, and thecapacitor 212 does not detract from the pulse generation performance of thecurrent loop 280. It may be preferable for thewire bond connection 224 between theadditional circuit elements capacitor 212 to have a higher inductance with respect to thecurrent loop 280 to help isolate the electrical parasitics of theadditional circuit elements current loop 280. - It should be noted that while the embodiments described herein are based on the circuit of
FIG. 1A , various modifications are possible. For example, the order and electrical orientation of thecomponents FIG. 1A and, for example, theswitch 116 may be any type of electronic switch. Likewise, whileFIG. 2A shows a single switch circuit, similar configurations may be implemented for an array of switch circuits. For example, thecapacitor 212 ofFIG. 1 may be replaced with a circuit 600 (FIG. 6 ) having an array of capacitors and/or sinks, for example, for use in multi-channel switches. The controller 250 (FIG. 2A ) may be configured to control which capacitor 112 (FIG. 6 ) is charged, and thus which load channel receives the pulse current. - While in general the capacitance value for a channel may be adjusted by using several capacitors wired together, such arrangements may undesirably increase the inductance in the circuit, degrading the performance. Therefore, it may be desirable to use as few capacitors as possible, and instead of combining several capacitors together using a single capacitor that may have its capacitance parameters adjusted by adjusting the physical dimensions of the capacitor. For example, a sequence of individual capacitors chained together may be replaced by a single capacitor that is dimensionally specified, for example by length, to the desired electrical characteristics. Specifically, this may be used to tailor the capacitance of a switching circuit without introducing an undesirable increase in inductance.
-
FIG. 3A is a schematic diagram of a circuit layout for asecond embodiment 300 of a switching circuit from a side view. Under thesecond embodiment 300, afirst substrate 301 and asecond substrate 302 are arranged back-to-back, with throughvias 320 connecting the twocircuit boards circuit board components first circuit board 301 and secondcircuit board components second circuit board 302 while, like thefirst embodiment 200, minimizing lateral connections betweencomponents capacitor 312 and laser diode (sink) 314, and the second circuit board components may include achip resistor 318 and aswitch 316.FIG. 3A shows viacontact pads 325 providing electrical connection surfaces on the front/back surfaces of thecircuit boards vias 320. Electrical connections between component top surfaces may be made bywire bonds Solder 328 may provide electrical connections between component bottom surfaces and the viacontact pads 325. Likewise the viacontact pads 325 of thefirst circuit board 301 and thesecond circuit board 302 may be electrically connected withsolder 328. - While the
first substrate 301 may be a circuit board, alternatively, as shown byFIG. 3B the first substrate may include aleadframe 395 for a leadframe stylesurface mount package 390, indicated by the dash-dot line. Here, thecapacitor 312 and thesink 314 are mounted to the leadframe floor (the first substrate 301) in thesurface mount package 390, withleadframe lands 395 providing electrically conductive surfaces for top and bottom electrical contact pads of thepackage 390, where the top pads provide electrical contacts to thecapacitor 312 and thesink 314, and the bottom pads provide electrical contacts to thesecond substrate 302, for example, asubstrate 302. The leadframe lands 395 provide electrical conductivity between the top and bottom of thefirst substrate 301 in lieu of throughvias 320, whereleadframe contact pads 396, for example a metallization layer, may serve as electrical contact surfaces analogous to the viacontact pads 325. Thesurface mount package 390 may be, for example but not limited to, quad-flat no-leads (QFN) or dual-flat no-leads (DFN) packages. -
FIG. 4 is a schematic diagram of a circuit layout for athird embodiment 400 of a switching circuit from a side view. The third embodiment has each ofcomponents component substrate 202 similar to the twosided substrate 202 of the first embodiment. Under thethird embodiment 400, thecapacitor 312 and sink 314 are mounted on opposite sides of thecomponent substrate 202 from theswitch 316 as with thefirst embodiment 200, with electrical connections for a current loop 480 made throughsubstrate vias 320. The third embodiment adds a thermallyconductive substrate 404 mounted back to back with thecomponent substrate 202 beneath thesink 314, with throughvias 320 in both thecomponent substrate 202 and the thermallyconductive substrate 404 to convey heat from thesink 314 to aheat sink 450 mounted on the front face of the thermallyconductive substrate 404, while still minimizing lateral electrical connections. A thermal conductor and electrical insulator 329 disposed between thecomponent substrate 202 and the thermallyconductive substrate 404 provides a thermal conduit between thecomponent substrate 202 and the thermallyconductive substrate 404, while not providing an electrical conduit between thecomponent substrate 202 and the thermallyconductive substrate 404. Alternatively thesubstrate 404 and electrical insulator 329 may be replaced by a single thermally conductive component formed of any material that is not electrically conductive. Alternatelyheat sink 450 may be made from thermally conductive but electrically non-conductive material in which case the electrical insulator is not required but still can be used. -
FIG. 5 is a schematic diagram of a circuit layout for afourth embodiment 500 of a switching circuit from a side view. Thefourth embodiment 500 is similar to thethird embodiment 400. Like the third embodiment,first side components sided substrate 202, andsecond side components sided substrate 202. In contrast with thethird embodiment 400, the thermallyconductive substrate 404 of thethird embodiment 400 is not used, but instead aheat sink 550 is arranged physically so it can thermally attach to the twosided substrate 202 by way of the thermal conductor and electrical insulator 329. Like the third embodiment, heat is conveyed from thesink 314 to theheat sink 550 by throughvias 320 in thesubstrate 202, while still minimizing lateral electrical connections. - In alternative embodiments, the
heat sink 550 may be made from thermally conductive but electrically non-conductive material, for example, where the electrical insulator is not required. - Under some operating conditions the
sink 314 may run hot. The component arrangement of the first and second embodiments may result in the throughvias 320 conducting heat between theswitch 316 and thesink 314. The third embodiment and a fourth embodiment, described above, are includeheat sinks 404, 505 to provide thermal cooling for thesink 314 and to reduce thermal conductivity between thesink 314 and theswitch 316. A trade-off for this arrangement is the addition of a (preferably) short lateralcurrent path 460 along thesubstrate 202 to convey current between thesink 314 and theswitch 316. -
FIG. 7 is aflowchart 700 of an exemplary first embodiment of a method for arranging a low inductance electrical switching circuit. It should be noted that any process descriptions or blocks in flowcharts should be understood as representing modules, segments, portions of code, or steps that include one or more instructions for implementing specific logical functions in the process, and alternative implementations are included within the scope of the present invention in which functions may be executed out of order from that shown or discussed, including substantially concurrently or in reverse order, depending on the functionality involved, as would be understood by those reasonably skilled in the art of the present invention. The method is described here with reference to the low inductance electrical switching circuit arrangement (200) shown inFIG. 2 . - A two sided substrate (202) is provided, as shown by
block 710. The substrate has a plurality of through-substrate electrical vias (220, 222) oriented substantially normal to the substrate first and second sides, each via having a first electrical contact disposed on the first side electrically connected through the substrate to a second electrical contact disposed on the second side opposite the first electrical contact. A capacitor (212) is attached to the first side of the substrate with a capacitor circuit board connector adjacent to and in electrical communication with a first via (220), as shown byblock 720. An electrical sink (214) is attached to the first side of the substrate with the sink circuit board connector adjacent to and in electrical communication with a second via (222), as shown byblock 730. A switching component (216) is attached to the second side of the substrate adjacent to and in electrical communication with the first via, as shown byblock 740. In some embodiments, the switching component is also adjacent to and in electrical communication with the second via. - It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.
Claims (15)
1. A low inductance electrical switching circuit arrangement, comprising:
a substrate further comprising:
a first side;
a second side opposite the first side and separated from the first side by a substrate thickness; and
a plurality of through-substrate electrical vias oriented substantially normal to the substrate first side and second side, each via further comprising a first electrical contact disposed on the first side electrically connected through the substrate to a second electrical contact disposed on the second side opposite the first electrical contact;
a capacitor comprising a first side electrical contact on a capacitor first side and a circuit board connector on a capacitor second side, the capacitor arranged on the first side of the substrate with the capacitor circuit board connector adjacent to and in electrical communication with a first via;
an electrical sink comprising a first side electrical contact on a sink first side and a circuit board connector on a sink second side, the sink arranged on the first side of the substrate with the sink circuit board connector adjacent to and in electrical communication with a second via; and
a switching component configured to produce a plurality of current pulses arranged on the second side of the substrate adjacent to and in electrical communication with the first via.
2. The circuit of claim 1 , wherein the switching component is arranged on the second side of the substrate adjacent to and in electrical communication with the first via and the second via.
3. The circuit of claim 1 , wherein the capacitor is configured to discharge current pulses through the switch and the sink.
4. The circuit of claim 1 , further comprising a conducting element configured to electrically connect the capacitor first side electrical contact to the sink first side electrical contact.
5. The circuit of claim 4 , wherein a current loop comprising the electrical connections between the capacitor, switching component and the sink has a total inductance level below 5 nH.
6. The circuit of claim 4 , wherein a current loop comprising an accumulated length of electrical connections between the capacitor, switching component and the sink is less than 5 mm.
7. The circuit of claim 1 , wherein:
each of the plurality of vias has an axis substantially normal to the substrate first side and second side;
the capacitor and the switching component intersect with the first via axis;
the switching component intersect with the first and/or second via axis; and
the sink components intersect with the second via axis.
8. The circuit of claim 1 , wherein the substrate comprises a printed circuit board.
9. The circuit of claim 1 , further comprising a heat sink comprising a heat transfer surface arranged in thermal communication with the second via on the substrate second side opposite the electrical sink.
10. A method for arranging a low inductance electrical switching circuit, comprising:
providing a substrate further comprising:
a first side;
a second side opposite the first side; and
a plurality of through-substrate electrical vias oriented substantially normal to the substrate first side and second side, each via further comprising a first electrical contact disposed on the first side electrically connected through the substrate to a second electrical contact disposed on the second side opposite the first electrical contact;
attaching a capacitor to the first side of the substrate with a capacitor circuit board connector adjacent to and in electrical communication with a first via;
attaching an electrical sink to the first side of the substrate with a sink circuit board connector adjacent to and in electrical communication with first and a second via; and
attaching a switching component to the second side of the substrate adjacent to and in electrical communication with the first via.
11. The method of claim 10 , wherein the switching component is further in electrical communication with the second via.
12. The method of claim 10 , further comprising the step of attaching a heat sink comprising a heat transfer surface arranged in thermal communication with the second via on the substrate second side opposite the electrical sink.
13. A low inductance electrical switching circuit arrangement, comprising:
a first substrate and a second substrate, each further comprising:
a first side;
a second side opposite the first side and separated from the first side by a substrate thickness; and
a plurality of through-substrate electrical vias oriented substantially normal to the substrate first side and second side, each via further comprising a first electrical contact disposed on the first side electrically connected through the substrate to a second electrical contact disposed on the second side opposite the first electrical contact;
the first substrate and the second substrate arranged back to back with the first substrate second side adjacent to the second substrate second side;
a capacitor arranged on the first side of the first substrate adjacent to and in electrical communication with a first circuit board first via;
an electrical sink arranged on the first side of the first substrate adjacent to and in electrical communication with a second via; and
a switching component configured to produce a plurality of current pulses arranged on the first side of the second substrate adjacent to and in electrical communication with the first via and the second via,
wherein the first substrate first via is arranged adjacent to and in electrical communication with the second substrate first via, the first substrate second via is arranged adjacent to and in electrical communication with the second substrate second via, the first and second circuit board first vias and the first and second circuit board second vias arranged to provide a vertical current path from the switching component to the electrical sink and the capacitor to the switching component.
14. The low inductance electrical switching circuit arrangement of claim 13 , further comprising:
a leadframe style surface mount package comprising a leadframe,
wherein the first substrate comprises the leadframe, and the electrical sink and the capacitor are mounted to the leadframe and are in electrical and thermal communication with the leadframe.
15. The low inductance electrical switching circuit arrangement of claim 14 , wherein the second substrate comprises a printed circuit board, and the a leadframe style surface mount package is mounted to the printed circuit board.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/666,765 US20200136611A1 (en) | 2018-10-30 | 2019-10-29 | High Speed Switching Circuit Configuration |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201862752460P | 2018-10-30 | 2018-10-30 | |
US16/666,765 US20200136611A1 (en) | 2018-10-30 | 2019-10-29 | High Speed Switching Circuit Configuration |
Publications (1)
Publication Number | Publication Date |
---|---|
US20200136611A1 true US20200136611A1 (en) | 2020-04-30 |
Family
ID=68582479
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/666,765 Abandoned US20200136611A1 (en) | 2018-10-30 | 2019-10-29 | High Speed Switching Circuit Configuration |
US16/666,714 Active 2040-11-13 US11611193B2 (en) | 2018-10-30 | 2019-10-29 | Low inductance laser driver packaging using lead-frame and thin dielectric layer mask pad definition |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/666,714 Active 2040-11-13 US11611193B2 (en) | 2018-10-30 | 2019-10-29 | Low inductance laser driver packaging using lead-frame and thin dielectric layer mask pad definition |
Country Status (4)
Country | Link |
---|---|
US (2) | US20200136611A1 (en) |
EP (2) | EP3874596A1 (en) |
CN (1) | CN112970198A (en) |
WO (2) | WO2020092290A1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20210265818A1 (en) * | 2020-02-26 | 2021-08-26 | Fujifilm Business Innovation Corp. | Light-emitting device, optical device, and information processing apparatus |
US20210389428A1 (en) * | 2020-06-11 | 2021-12-16 | Delta Electronics, Inc. | Light emitting device for lidar |
US11328986B2 (en) * | 2019-08-28 | 2022-05-10 | Intel Corporation | Capacitor-wirebond pad structures for integrated circuit packages |
US11638359B2 (en) | 2021-05-05 | 2023-04-25 | Toyota Motor Engineering & Manufacturing North America, Inc. | Low profile power module package |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2022204404A1 (en) * | 2021-03-26 | 2022-09-29 | William Edward Quigley | Token-facilitated ticketing, token-facilitated pre-sale campaigns, and digital rights management for digital tokens |
US20230063261A1 (en) * | 2021-08-30 | 2023-03-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and manufacturing method thereof |
WO2023184378A1 (en) * | 2022-03-31 | 2023-10-05 | 深圳市大疆创新科技有限公司 | Laser, lidar and movable platform |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9837393B2 (en) * | 2007-02-27 | 2017-12-05 | Infineon Technologies Americas Corp. | Semiconductor package with integrated semiconductor devices and passive component |
US9905460B2 (en) * | 2015-11-05 | 2018-02-27 | Globalfoundries Inc. | Methods of self-forming barrier formation in metal interconnection applications |
US9960106B2 (en) * | 2012-05-18 | 2018-05-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package with metal-insulator-metal capacitor and method of manufacturing the same |
US20180366396A1 (en) * | 2017-06-19 | 2018-12-20 | Texas Instruments Incorporated | Integrated Circuit Package with Pre-wetted Contact Sidewall Surfaces |
Family Cites Families (44)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6754407B2 (en) * | 2001-06-26 | 2004-06-22 | Intel Corporation | Flip-chip package integrating optical and electrical devices and coupling to a waveguide on a board |
US6649832B1 (en) | 2001-08-31 | 2003-11-18 | Cypress Semiconductor Corporation | Apparatus and method for coupling with components in a surface mount package |
EP1489706A4 (en) | 2002-03-27 | 2010-03-10 | Furukawa Electric Co Ltd | Optical module and method for assembling optical module |
JP2005044963A (en) * | 2003-07-28 | 2005-02-17 | Tdk Corp | Laser diode module |
JP4795739B2 (en) | 2005-07-15 | 2011-10-19 | 富士フイルム株式会社 | Laser package and laser module |
JP4970924B2 (en) | 2006-03-28 | 2012-07-11 | 三菱電機株式会社 | Optical element package and optical semiconductor device using the same |
JP4856465B2 (en) | 2006-04-19 | 2012-01-18 | 日本オプネクスト株式会社 | Optical semiconductor element mounting substrate and optical transmission module |
US8447153B2 (en) | 2006-04-27 | 2013-05-21 | Finisar Corporation | Low inductance optical transmitter submount assembly |
JP4438842B2 (en) * | 2007-08-31 | 2010-03-24 | セイコーエプソン株式会社 | DRIVE CIRCUIT FOR SEMICONDUCTOR LIGHT EMITTING ELEMENT AND LIGHT SOURCE DEVICE, LIGHTING DEVICE, MONITOR DEVICE, AND IMAGE DISPLAY DEVICE USING THE SAME |
JP2009130206A (en) | 2007-11-26 | 2009-06-11 | Mitsubishi Electric Corp | Semiconductor light-emitting device and method of manufacturing the same |
JP5127594B2 (en) | 2008-06-26 | 2013-01-23 | 三菱電機株式会社 | Semiconductor package |
DE102008058436B4 (en) | 2008-11-21 | 2019-03-07 | Osram Opto Semiconductors Gmbh | Edge-emitting semiconductor laser chip |
US8888331B2 (en) | 2011-05-09 | 2014-11-18 | Microsoft Corporation | Low inductance light source module |
DE102011055891B9 (en) | 2011-11-30 | 2017-09-14 | Osram Opto Semiconductors Gmbh | Semiconductor laser diode |
JP6056146B2 (en) | 2012-01-26 | 2017-01-11 | 日亜化学工業株式会社 | Semiconductor laser device |
US20140159130A1 (en) * | 2012-11-30 | 2014-06-12 | Enpirion, Inc. | Apparatus including a semiconductor device coupled to a decoupling device |
US8882310B2 (en) | 2012-12-10 | 2014-11-11 | Microsoft Corporation | Laser die light source module with low inductance |
US9337613B1 (en) | 2013-03-12 | 2016-05-10 | Western Digital Technologies, Inc. | Chip on submount carrier fixture |
DE102013217796A1 (en) | 2013-09-05 | 2015-03-05 | Osram Opto Semiconductors Gmbh | Optoelectronic component, optoelectronic device and method for producing an optoelectronic device |
US9300112B2 (en) | 2013-12-18 | 2016-03-29 | Lumentum Operations Llc | Packaged laser diode and method of packaging a laser diode |
JP6564206B2 (en) | 2015-03-09 | 2019-08-21 | スタンレー電気株式会社 | Light emitting device |
US11431146B2 (en) | 2015-03-27 | 2022-08-30 | Jabil Inc. | Chip on submount module |
US10554012B2 (en) | 2015-04-24 | 2020-02-04 | Kyocera Corporation | Optical element mounting package, electronic device, and electronic module |
DE102015114292A1 (en) | 2015-08-27 | 2017-03-02 | Osram Opto Semiconductors Gmbh | Laser component and method for its production |
DE102015115824A1 (en) | 2015-09-18 | 2017-03-23 | Osram Opto Semiconductors Gmbh | Optoelectronic component |
US10297980B2 (en) | 2015-12-16 | 2019-05-21 | Coherent, Inc. | Stackable electrically-isolated diode-laser bar assembly |
DE102016101942B4 (en) | 2016-02-04 | 2022-07-21 | OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung | Method for producing an optoelectronic lighting device |
WO2017138666A1 (en) | 2016-02-12 | 2017-08-17 | 古河電気工業株式会社 | Submount, submount having semiconductor element mounted thereto, and semiconductor element module |
DE102016208431A1 (en) | 2016-05-17 | 2017-11-23 | Osram Opto Semiconductors Gmbh | Arrangement with an electrical component |
DE102016109022B4 (en) | 2016-05-17 | 2021-02-18 | OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung | Laser diode chip |
DE102016113071A1 (en) | 2016-07-15 | 2018-01-18 | Osram Opto Semiconductors Gmbh | Semiconductor laser diode |
DE102017118349B4 (en) * | 2016-08-12 | 2023-09-07 | Analog Devices, Inc. | OPTICAL EMITTER ASSEMBLIES |
EP3342476A1 (en) | 2016-12-28 | 2018-07-04 | Clariant International Ltd | Electrodialysis process for raffination of process streams using bipolar membranes |
US10574026B2 (en) | 2017-03-23 | 2020-02-25 | Infineon Technologies Ag | Circuit and method for driving a laser diode |
DE102017108050B4 (en) | 2017-04-13 | 2022-01-13 | OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung | semiconductor radiation source |
DE102017108435A1 (en) | 2017-04-20 | 2018-10-25 | Osram Opto Semiconductors Gmbh | Semiconductor laser diode and method for producing a semiconductor laser diode |
DE102017113389B4 (en) | 2017-06-19 | 2021-07-29 | OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung | Semiconductor laser diode |
JP6924641B2 (en) | 2017-07-17 | 2021-08-25 | 日本特殊陶業株式会社 | Light emitting element mounting package and its manufacturing method |
DE102017117136B4 (en) | 2017-07-28 | 2022-09-22 | OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung | Method of manufacturing a plurality of laser diodes and laser diode |
TWI683454B (en) | 2017-08-27 | 2020-01-21 | 億光電子工業股份有限公司 | Semiconductor package structure |
US20190067901A1 (en) | 2017-08-30 | 2019-02-28 | Lumentum Operations Llc | Integrated package for laser driver and laser diode |
US10770624B2 (en) | 2017-10-12 | 2020-09-08 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package, optical package, and method for manufacturing the same |
US10374387B2 (en) | 2017-11-10 | 2019-08-06 | Finisar Corporation | High power cavity package for light emitters |
US11322907B2 (en) | 2018-02-16 | 2022-05-03 | Kyocera Corporation | Light emitting element housing package, light emitting device, and light emitting module |
-
2019
- 2019-10-29 CN CN201980071990.9A patent/CN112970198A/en active Pending
- 2019-10-29 US US16/666,765 patent/US20200136611A1/en not_active Abandoned
- 2019-10-29 EP EP19805064.3A patent/EP3874596A1/en not_active Withdrawn
- 2019-10-29 WO PCT/US2019/058436 patent/WO2020092290A1/en unknown
- 2019-10-29 WO PCT/US2019/058445 patent/WO2020092296A1/en unknown
- 2019-10-29 EP EP19805063.5A patent/EP3874595A1/en active Pending
- 2019-10-29 US US16/666,714 patent/US11611193B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9837393B2 (en) * | 2007-02-27 | 2017-12-05 | Infineon Technologies Americas Corp. | Semiconductor package with integrated semiconductor devices and passive component |
US9960106B2 (en) * | 2012-05-18 | 2018-05-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package with metal-insulator-metal capacitor and method of manufacturing the same |
US9905460B2 (en) * | 2015-11-05 | 2018-02-27 | Globalfoundries Inc. | Methods of self-forming barrier formation in metal interconnection applications |
US20180366396A1 (en) * | 2017-06-19 | 2018-12-20 | Texas Instruments Incorporated | Integrated Circuit Package with Pre-wetted Contact Sidewall Surfaces |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11328986B2 (en) * | 2019-08-28 | 2022-05-10 | Intel Corporation | Capacitor-wirebond pad structures for integrated circuit packages |
US20210265818A1 (en) * | 2020-02-26 | 2021-08-26 | Fujifilm Business Innovation Corp. | Light-emitting device, optical device, and information processing apparatus |
US11605936B2 (en) * | 2020-02-26 | 2023-03-14 | Fujifilm Business Innovation Corp. | Light-emitting device, optical device, and information processing apparatus |
US20210389428A1 (en) * | 2020-06-11 | 2021-12-16 | Delta Electronics, Inc. | Light emitting device for lidar |
US11638359B2 (en) | 2021-05-05 | 2023-04-25 | Toyota Motor Engineering & Manufacturing North America, Inc. | Low profile power module package |
Also Published As
Publication number | Publication date |
---|---|
WO2020092290A8 (en) | 2020-06-04 |
WO2020092290A1 (en) | 2020-05-07 |
EP3874596A1 (en) | 2021-09-08 |
US11611193B2 (en) | 2023-03-21 |
EP3874595A1 (en) | 2021-09-08 |
WO2020092296A1 (en) | 2020-05-07 |
US20200136347A1 (en) | 2020-04-30 |
CN112970198A (en) | 2021-06-15 |
CN112997407A (en) | 2021-06-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20200136611A1 (en) | High Speed Switching Circuit Configuration | |
US8885356B2 (en) | Enhanced stacked microelectronic assemblies with central contacts and improved ground or power distribution | |
US10459157B2 (en) | Optical emitter packages | |
US8981553B2 (en) | Power semiconductor module with integrated thick-film printed circuit board | |
US7687896B2 (en) | Semiconductor device having a stacked chip structure | |
US5606199A (en) | Resin-molded type semiconductor device with tape carrier connection between chip electrodes and inner leads of lead frame | |
US11596077B2 (en) | Method for producing a semiconductor module arrangement | |
JP2010192680A (en) | Semiconductor device | |
JP4885635B2 (en) | Semiconductor device | |
JP2001308222A (en) | Mounting board | |
JPH05144986A (en) | Transistor module | |
US7019362B2 (en) | Power MOSFET with reduced dgate resistance | |
JP2005142189A (en) | Semiconductor device | |
TW202110289A (en) | Power module | |
US9655265B2 (en) | Electronic module | |
US20190287885A1 (en) | Power converter having a conductive clip | |
JP2008124072A (en) | Semiconductor device | |
US20100059795A1 (en) | Vertical current transport in a power converter circuit | |
KR20120073302A (en) | Circuit arrangement and manufacturing method thereof | |
US8154874B2 (en) | Use of flexible circuits in a power module for forming connections to power devices | |
US20120056240A1 (en) | Semiconductor device | |
JP4359110B2 (en) | Circuit equipment | |
US20220102291A1 (en) | Power module | |
KR20230158860A (en) | Power module and manufacturing method thereof | |
CN115472594A (en) | Power semiconductor module |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: EXCELITAS CANADA, INC., CANADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GODFREY, LAWRENCE;REEL/FRAME:050858/0737 Effective date: 20181108 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |