US20200024130A1 - Nickel lanthanide alloys for mems packaging applications - Google Patents
Nickel lanthanide alloys for mems packaging applications Download PDFInfo
- Publication number
- US20200024130A1 US20200024130A1 US16/042,595 US201816042595A US2020024130A1 US 20200024130 A1 US20200024130 A1 US 20200024130A1 US 201816042595 A US201816042595 A US 201816042595A US 2020024130 A1 US2020024130 A1 US 2020024130A1
- Authority
- US
- United States
- Prior art keywords
- bondline
- layer
- nickel
- substrate
- package
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
- B81B7/00—Microstructural systems; Auxiliary parts of microstructural devices or systems
- B81B7/0032—Packages or encapsulation
- B81B7/007—Interconnections between the MEMS and external electrical signals
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
- B81C1/00015—Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems
- B81C1/00261—Processes for packaging MEMS devices
- B81C1/00269—Bonding of solid lids or wafers to the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/52—Mounting semiconductor bodies in containers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/10—Containers; Seals characterised by the material or arrangement of seals between parts, e.g. between cap and base of the container or between leads and walls of the container
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
- B81B2201/00—Specific applications of microelectromechanical systems
- B81B2201/04—Optical MEMS
- B81B2201/042—Micromirrors, not used as optical switches
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
- B81B2207/00—Microstructural systems or auxiliary parts thereof
- B81B2207/09—Packages
- B81B2207/091—Arrangements for connecting external electrical signals to mechanical structures inside the package
- B81B2207/097—Interconnects arranged on the substrate or the lid, and covered by the package seal
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C2203/00—Forming microstructural systems
- B81C2203/01—Packaging MEMS
- B81C2203/0118—Bonding a wafer on the substrate, i.e. where the cap consists of another wafer
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C2203/00—Forming microstructural systems
- B81C2203/03—Bonding two components
- B81C2203/033—Thermal bonding
- B81C2203/037—Thermal bonding techniques not provided for in B81C2203/035 - B81C2203/036
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29075—Plural core members
- H01L2224/2908—Plural core members being stacked
- H01L2224/29082—Two-layer arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29075—Plural core members
- H01L2224/2908—Plural core members being stacked
- H01L2224/29083—Three-layer arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/29109—Indium [In] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29155—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/29166—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01057—Lanthanum [La]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01058—Cerium [Ce]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01068—Erbium [Er]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/162—Disposition
- H01L2924/16235—Connecting to a semiconductor or solid-state bodies, i.e. cap-to-chip
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/163—Connection portion, e.g. seal
- H01L2924/164—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/163—Connection portion, e.g. seal
- H01L2924/164—Material
- H01L2924/165—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
Definitions
- a semiconductor package includes a semiconductor die and at least one bondline positioned on the semiconductor die, the at least one bondline comprising a nickel lanthanide alloy diffusion barrier layer abutting a gold layer.
- the at least one bondline further comprises at least one other bondline layer, wherein the nickel lanthanide alloy diffusion barrier layer does not alloy with the at least one other bondline layer.
- the at least one other bondline layer comprises indium, a seed metal, a base metal, or a combination thereof.
- the base metal can comprise copper and/or the seed metal can comprise titanium, in aspects.
- the semiconductor die comprises a complementary metal-oxide semiconductor (CMOS).
- CMOS complementary metal-oxide semiconductor
- a Micro-Electro-Mechanical System (MEMS) package comprises a semiconductor die, a substrate spaced apart from the semiconductor die, and a bondline positioned between and in contact with the semiconductor die and the substrate, the bondline comprising a nickel lanthanide alloy diffusion barrier layer and a gold layer.
- the substrate comprises a semiconductor die.
- the MEMS package further comprises indium incorporated into the bondline as an interlayer element for transient liquid phase bonding between the gold and the indium.
- the lanthanide comprises cerium, lanthanum, erbium, or a combination thereof.
- the MEMS package includes a digital micromirror device (DMD).
- the MEMS package further comprises one or more layers comprising a seed metal, a base metal, or both.
- a semiconductor package comprises a nickel lanthanide alloy diffusion barrier layer, and a gold layer abutting the nickel lanthanide alloy diffusion barrier layer.
- a bondline comprising the nickel lanthanide alloy diffusion barrier layer and the gold layer further comprises nickel, copper, indium, or a combination thereof.
- the lanthanide comprises cerium, lanthanum, erbium, or a combination thereof.
- a method of fabricating a Micro-Electro-Mechanical System (MEMS) package comprises, for each of two substrates, depositing a nickel lanthanide alloy diffusion barrier layer on the substrate, depositing a gold layer on the nickel lanthanide alloy diffusion barrier layer, aligning outer perimeters of the at least two substrates, with the deposited layers facing each other, and forming a bondline between the at least two substrates via the application of heat, force, or both to the nickel lanthanide alloy diffusion barrier layer and the gold layer.
- at least one of the two substrates comprises a wafer.
- the method further comprises providing one or more additional layers on each of the at least two substrates prior to depositing the nickel lanthanide alloy diffusion barrier layer.
- the one or more additional layers can comprise a seed metal, a base metal, or both.
- the seed metal comprises titanium, and the base metal comprises copper, or the seed metal comprises titanium and the base metal comprises copper.
- the method can further comprise depositing the one or more additional layers via chemical vapor deposition (CVD).
- Depositing of the nickel lanthanide alloy diffusion barrier layer can be effected via reversed pulse electrodeposition, in aspects.
- the bondline can further comprise a transient liquid phase bonding between gold and indium.
- FIG. 1A shows a Micro-Electro-Mechanical System (MEMS) package in accordance with various examples
- FIG. 1B shows a digital micromirror device (DMD) package in accordance with various examples
- FIG. 2 shows a plating stack in accordance with various examples
- FIG. 3A shows a flowchart for a method of fabricating a MEMS package in accordance with various examples.
- FIG. 3B shows a flowchart for a method of fabricating a MEMS package in accordance with various examples.
- MEMS sensors and actuators are becoming increasingly common.
- MEMS packages are utilized to encapsulate such MEMS devices to prevent exposure of the external environment to components of the MEMS device via a hermetic seal.
- a ‘bondline’ indicates a structure connecting substrates and sealing a mini-environment around a device (e.g., a MEMS).
- Electroplated nickel is widely used as a diffusion barrier layer for MEMS applications.
- a ‘diffusion barrier layer’ is a layer that reduces, minimizes, or prevents diffusion of metals between metal layers. However, it is not considered an efficient diffusion barrier layer.
- a thin layer of pure nickel is coated with a thick layer of gold and bonded in a transient liquid phase process with an indium coated wafer.
- the gold in such applications is not only consumed by the indium during bond, but also, over time, by the nickel.
- the nickel in such a pure nickel diffusion barrier layer not only interacts with the gold, but can also interact with other metals present in the interface or bondline.
- a pure nickel diffusion barrier layer can interact with indium employed for an above-noted transient liquid phase bond of the gold and indium and can also interact with a base metal, such as copper, present in the interface or bondline.
- a base metal such as copper
- Another solution to the problem of metal diffusion is the use of pure gold as a base metal, which eliminates the use of nickel in the interface or bondline, but is not economical.
- a desirable solution to the metal diffusion problem noted above would be the discovery of a metallurgy for a diffusion barrier layer that does not require a change in the base metal, does not consume gold or other metals (e.g., indium), and does not alloy with other layers of the interface or bondline. It has been unexpectedly discovered that the use of a nickel lanthanide alloy rather than pure nickel as a diffusion barrier layer prevents the inter-diffusion of nickel and gold, allowing more gold to be available in bond. Due to the reduced consumption of gold, a reduction in the amount of gold utilized in plating (e.g., a reduction in the thickness of gold in the interface or bond) is also enabled.
- gold or other metals e.g., indium
- a nickel lanthanide alloy diffusion barrier layer in a MEMS package provides for the partial replacement of gold with a nickel lanthanide alloy. Due to the lanthanide alloying element(s), a nickel lanthanide alloy diffusion barrier layer according to this disclosure provides an efficient diffusion barrier layer (e.g., prevents inter-diffusion of nickel and/or other metals, such as base metals, into a gold layer), provides enhanced corrosion resistance, and, by replacing other precious metal platings, can provide cost savings. It is noted that the nickel of the herein-disclosed interface or bond layer is not utilized as a soldering element in aspects of the herein-disclosed MEMS packages.
- a MEMS package of this disclosure comprises a nickel lanthanide alloy diffusion barrier layer and a gold layer abutting the nickel lanthanide alloy diffusion barrier layer.
- the MEMS package can be utilized to package any MEMS device.
- the MEMS package can be a semiconductor package, such as, without limitation, a digital micromirror device (DMD) package.
- the MEMS package can be hermetic, in aspects.
- the MEMS package can further comprise at least two substrates, with an interface or bondline therebetween comprising a nickel lanthanide alloy diffusion barrier layer as disclosed herein. For example, FIG.
- FIG. 1A depicts a cross section view of a MEMS package 10 comprising first substrate 20 A and second substrate 20 B with bondline 30 therebetween and MEMS 40 positioned on first substrate 20 A.
- the bondline comprises at least a gold layer L 1 abutting a nickel lanthanide alloy diffusion barrier layer L 2 .
- the MEMS package can be any suitable shape, such as, without limitation, rectangular or square, and the bondline can run along the perimeter thereof. Although indicated on the left and right sides of the cross section of FIG. 1A , it is to be understood that a bondline may run continuously around the perimeter of the MEMS package.
- the bondline may be a hermetic bondline around MEMS 40 .
- First substrate 20 A and second substrates 20 B can be any suitable substrates known to those of skill in the art.
- at least one of first substrate 20 A and second substrate 20 B comprises a semiconductor wafer, such as, without limitation, a complementary metal-oxide semiconductor (CMOS) wafer.
- CMOS complementary metal-oxide semiconductor
- the MEMS package is formed by singulating a wafer into a number of die.
- the substrate is referred to herein as a wafer prior to singulation and a wafer or die subsequent singulation.
- the MEMS package can comprise additional substrates, in various aspects.
- FIG. 1B shows a MEMS package 10 A in accordance with various examples of this disclosure.
- MEMS package 10 A comprises a first substrate 20 A comprising a CMOS wafer 20 A, a second substrate 20 B comprising a window assembly wafer 2 , and a third substrate 20 C comprising a window assembly wafer 1 .
- a ‘window assembly’ refers to a substrate devised to allow light into a MEMS package.
- Window wafer assembly 1 can comprise glass
- window wafer assembly 2 can comprise a silicon wafer, in aspects.
- Second substrate 20 B comprising the window assembly wafer 2 is bonded to first substrate 20 A comprising the CMOS wafer via bondline 30 A, which comprises at least one gold layer L 1 abutting a nickel lanthanide alloy diffusion barrier layer L 2 .
- MEMS 40 A can comprise a DMD.
- the plating stack refers to the plating layers situated between the first substrate 20 A and the second substrate 20 B prior to bonding.
- a bondline according to this disclosure can be produced via any plating stack comprising a nickel lanthanide alloy diffusion barrier layer directly adjacent to (or ‘abutting’) a gold layer.
- FIG. 2 shows a plating stack 35 in accordance with various examples of this disclosure.
- the plating stack 35 comprises a first substrate plating stack 35 A on the first substrate 20 A and a second substrate plating stack 35 B on the second substrate 20 B.
- First substrate plating stack 35 A comprises a titanium/copper layer L 3 deposited on first substrate 20 A, a nickel lanthanide alloy diffusion barrier layer L 2 atop the titanium/copper layer L 3 , and a gold layer L 1 abutting and atop the nickel lanthanide alloy diffusion barrier layer L 2 .
- the second substrate plating stack 35 B comprises a titanium/copper layer L 3 deposited on second substrate 20 B, a nickel lanthanide alloy diffusion barrier layer L 2 atop the titanium/copper layer L 3 , a gold layer L 1 abutting and atop the nickel lanthanide alloy diffusion barrier layer L 2 , and an indium layer L 4 atop the gold layer L 1 .
- Titanium may be a seed layer for adhesion onto the substrate (e.g., onto a silicon substrate), and copper may be the base metal. It is to be understood that other seed metals and base metals are within the scope of this disclosure.
- the first substrate plating stack 35 A has a greater width (e.g., an extent in a direction from an outer perimeter of the substrate to a center thereof) W A than a width W B of the second substrate plating stack 35 B.
- the first substrate plating stack 35 A has a width W A in a range of from about 10 ⁇ m to about 700 ⁇ m, from about 100 ⁇ m to about 600 ⁇ m, or from about 300 ⁇ m to about 400 ⁇ m.
- the second substrate plating stack 35 B has a width W B in a range of from about 10 ⁇ m to about 700 ⁇ m, from about 100 ⁇ m to about 600 ⁇ m, or from about 150 ⁇ m to about 200 ⁇ m.
- a ratio of the width of the first substrate plating stack to the width of the second substrate plating stack, W A /W B is about 1.0, 1.7, or 3.0.
- the first substrate plating stack 35 A has a thickness T A in a range of from about 0.1 ⁇ m to about 100 ⁇ m, from about 1.0 ⁇ m to about 5.0 ⁇ m, or from about 3.5 ⁇ m to about 4.0 ⁇ m.
- the second substrate plating stack has a thickness T B in a range of from about 0.1 ⁇ m to about 100 ⁇ m, from about 1.0 ⁇ m to about 20 ⁇ m, or from about 5.0 ⁇ m to about 10.0 ⁇ m.
- the ratio of the thickness of the first substrate plating stack to the thickness of the second substrate plating stack, T A /T B is about 0.1, 1.0, or 10.
- the plating stack 35 of FIG. 2 may be suitable, for example, for applications in which the MEMS comprises a DMD. Other plating stacks comprising a variety of layers are within the scope of this disclosure and will be apparent to those of skill in the art upon reading this disclosure.
- the nickel lanthanide alloy diffusion barrier layer has a thickness in a range of from about 0.1 ⁇ m to about 20 ⁇ m.
- a nickel lanthanide alloy diffusion barrier layer on the first substrate has a thickness in a range of from about 0.1 ⁇ m to about 20 ⁇ m, from about 0.2 ⁇ m to about 1.0 ⁇ m, or from about 0.25 ⁇ m to about 0.5 ⁇ m.
- a nickel lanthanide alloy diffusion barrier layer on the second substrate has a thickness in a range of from about 0.1 ⁇ m to about 20 ⁇ m, from about 0.2 ⁇ m to about 1.0 ⁇ m, or from about 0.25 ⁇ m to about 0.5 ⁇ m.
- the nickel lanthanide alloy diffusion barrier layer has a width in a range of from about 300 ⁇ m to about 400 ⁇ m. In aspects, a width of a nickel lanthanide alloy diffusion barrier layer on the first substrate is greater than a width of a nickel lanthanide alloy diffusion barrier layer on the second substrate. In aspects, the nickel lanthanide alloy diffusion barrier layer on the first substrate has a width in a range of from about 10 ⁇ m to about 700 ⁇ m, from about 100 ⁇ m to about 600 ⁇ m, or from about 300 ⁇ m to about 400 ⁇ m.
- the nickel lanthanide alloy diffusion barrier layer on the second substrate has a width in a range of from about 10 ⁇ m to about 700 ⁇ m, from about 100 ⁇ m to about 600 ⁇ m, or from about 150 ⁇ m to about 200 ⁇ m.
- a nickel lanthanide alloy diffusion barrier layer comprises multiple layers of deposited nickel lanthanide alloy, for example, 2 or 3.
- a first layer of nickel lanthanide deposited on the substrate has a grain size in a range of from about 1 nm to about 100 nm, a lanthanide content or fraction in a range of from about 0.1 percent by weight (0.1% wt) to about 20% wt, or a combination thereof.
- a second layer of nickel lanthanide deposited on the first layer of nickel lanthanide alloy deposited on the substrate has a grain size in a range of from about 1 nm to about 100 nm, a lanthanide content or fraction in a range of from about 0.1% wt to about 20% wt, or a combination thereof.
- a third layer of nickel lanthanide deposited on the second layer of nickel lanthanide alloy deposited on the substrate has a grain size in a range of from about 1 nm to about 100 nm, a lanthanide content or fraction in a range of from about 0.1% wt to about 20% wt, or a combination thereof.
- the gold layer has a thickness in a range of from about 0.1 ⁇ m to about 20 ⁇ m, from about 1 ⁇ m to about 10 ⁇ m, or from about 2 ⁇ m to about 5 ⁇ m.
- a gold layer on the first substrate has a thickness in a range of from about 0.1 ⁇ m to about 20 ⁇ m, from about 1 ⁇ m to about 10 ⁇ m, or from about 2 ⁇ m to about 5 ⁇ m.
- a gold layer on the second substrate has a thickness in a range of from about 0.1 ⁇ m to about 20 ⁇ m, from about 1 ⁇ m to about 10 ⁇ m, or from about 2 ⁇ m to about 5 ⁇ m.
- a total thickness of gold deposited in the plating stack is less than a total thickness of gold utilized with a pure nickel diffusion barrier layer.
- FIG. 3A shows a flowchart for a method I of fabricating a MEMS package in accordance with various examples of this disclosure.
- Method I of fabricating a MEMS package comprises depositing layers of a plating stack on each of two substrates at step 100 and creating a bondline comprising a nickel lanthanide alloy diffusion barrier layer abutting a gold layer at step 200 .
- depositing layers of a plating stack on each of two substrates at step 100 comprises depositing a nickel lanthanide alloy diffusion barrier layer at step 120 and depositing a gold layer on the nickel lanthanide alloy diffusion barrier layer at step 130 .
- the lanthanide can comprise an element from the lanthanide series of elements, such as, without limitation, cerium, lanthanum, erbium, or a combination thereof.
- Depositing a nickel lanthanide alloy diffusion barrier layer at step 120 can comprise depositing the nickel lanthanide alloy by electroplating. In various aspects, electroplating of the nickel lanthanide alloy diffusion barrier layer can be effected via reversed pulse electrodeposition.
- the nickel lanthanide alloy diffusion barrier layer may have the thicknesses, widths, and compositions noted above.
- depositing the nickel lanthanide alloy diffusion barrier layer at step 120 can further comprise controlling deposition parameters utilized during deposition at step 122 .
- Controlling deposition parameters at step 122 can be utilized to control lanthanide alloy deposition to nickel grain boundaries to prevent diffusion of metals to or from other layers (e.g., nickel from the nickel lanthanide alloy diffusion barrier layer to the gold layer or a base metal from a base metal layer, such as copper, to the nickel lanthanide alloy diffusion barrier layer) along the grain boundaries.
- the nickel lanthanide alloy diffusion barrier layer can comprise multiple layers of deposited nickel lanthanide alloy.
- such multiple layers of deposited nickel lanthanide alloy can be deposited in a single step via reversed pulse electrodeposition.
- the multiple layers of deposited nickel lanthanide alloy of such a nickel lanthanide alloy diffusion barrier layer can vary in nickel grain size and/or lanthanide alloy content (e.g., a ratio of nickel to lanthanide) to restrict or prevent diffusion of nickel or a base metal such as copper to the gold layer abutting the nickel lanthanide alloy diffusion barrier layer.
- the grain size of the nickel and/or a content of nickel lanthanide alloy in the multiple layers of deposited nickel lanthanide alloy may increase from a side of the nickel lanthanide alloy diffusion barrier layer distal the gold layer to a side of the nickel lanthanide alloy diffusion barrier layer proximate the gold layer.
- the nickel lanthanide alloy diffusion barrier layer comprises dislocations, which may also reduce migration of a metal deposited between the substrate and the nickel lanthanide alloy diffusion barrier layer (e.g., copper from a copper base metal layer) or nickel from the nickel lanthanide alloy diffusion barrier layer to the gold layer.
- Controlling deposition parameters at step 122 can include controlling the deposition to provide a desired number of layers of nickel lanthanide alloy in the nickel lanthanide alloy diffusion barrier layer, a grain size throughout the nickel lanthanide alloy diffusion barrier layer, a content of lanthanide alloy throughout the nickel lanthanide alloy diffusion barrier layer, a thickness of the nickel lanthanide alloy diffusion barrier layer, or a combination thereof.
- Deposition parameters include, without limitation, the temperature of deposition, a current used for deposition, a chemical makeup of a nickel lanthanide alloy bath utilized during deposition (e.g., complexing agent(s) utilized, concentration range), a time of deposition, or a combination thereof.
- depositing layers of a plating stack on each of two substrates at step 100 comprises depositing a gold layer on the nickel lanthanide alloy diffusion barrier layer at step 130 .
- the gold layer may be deposited by electroplating and may have the thicknesses noted above.
- depositing layers of a plating stack on each of two substrates 100 can further comprise preparing each substrate for deposition of the nickel lanthanide alloy diffusion barrier layer at step 110 .
- the substrates can be prepared for deposition of the nickel lanthanide alloy diffusion barrier layer by any methods known to those of skill in the art.
- preparing the substrate for deposition of the nickel lanthanide alloy diffusion barrier layer at step 110 can comprise providing a substrate with a seed layer, a base metal layer, or both thereon, or depositing a seed layer, a base metal layer, or both on the substrate at step 111 .
- a seed layer comprises titanium.
- a base metal layer comprises copper.
- depositing a seed layer, a base metal layer, or both on the substrate at step 111 is effected via chemical vapor deposition (CVD).
- CVD chemical vapor deposition
- Preparing the substrate for deposition of the nickel lanthanide alloy diffusion barrier layer at step 110 can further comprise prewetting the substrate at step 112 .
- Prewetting can be effected by any methods known in the art, for example cleaning with deionized (DI) water.
- depositing layers of the plating stack on each of two substrates at step 100 can further comprise depositing, at step 140 , one or more additional layers on the gold layer deposited at step 130 .
- additional layers For example, in aspects, an indium layer is deposited on one of the substrates.
- Other additional layers are within the scope of this disclosure.
- a method of fabricating a MEMS package comprises creating a bondline comprising a nickel lanthanide alloy diffusion barrier layer abutting a gold layer at step 200 .
- the bondline can be created by aligning the substrates at step 210 and subjecting the aligned substrates to temperature and/or bond force to melt the plating stack and form the bondline at step 220 .
- Aligning the substrates at step 210 can comprise aligning the outer perimeters of the two wafers with the deposited layers of the first substrate contacting the deposited layers of the second substrate stack.
- Subjecting to temperature and/or bond force at step 220 to form the bondline can comprise subjecting the aligned substrates to a temperature in a range of from about 25° C. to about 350° C., from about 100° C. to about 250° C., or from about 175° C. to about 200° C., a bond force in the range of from about 0.1 kN to about 100 kN, from about 5 kN to about 40 kN, or from about 10 kN to about 20 kN, or a combination thereof.
- the method produces a wafer stack assembly for singulation.
- Other steps may be included in the method, for example between the plating of the substrates and substrate bonding (e.g., between steps 100 and 200 ).
- the MEMS such as a DMD, may be incorporated into the MEMS package via standard semiconductor packaging steps following the bond process. Without limitation, such steps may include, for example, singulation, die attach, encapsulation, wire bond, etc.
- FIG. 3B shows a flowchart for a method IA of fabricating a MEMS package in accordance with various examples.
- Method IA comprises depositing layers of a first substrate plating stack on a first substrate at step 100 A and depositing layers of a second substrate plating stack on a second substrate at step 100 B.
- one of the first substrate and the second substrate is a CMOS wafer and the other substrate comprises a window assembly.
- CMOS wafer CMOS wafer
- depositing layers of a first substrate plating stack on a first substrate at step 100 A and depositing layers of a second substrate plating stack on a second substrate at step 100 B comprise nickel lanthanide plating at steps 120 A and 120 B, respectively, and gold plating at steps 130 A and 130 B, respectively.
- Depositing layers of the first substrate plating stack on the first substrate at step 100 A and depositing layers of the second substrate plating stack on the second substrate at step 100 B can further comprise providing an incoming wafer assembly with a titanium/copper layer at steps 111 A and 11 B, respectively and/or prewetting prior to nickel lanthanide plating at steps 112 A and 112 B, respectively.
- depositing layers of a plating stack on the first substrate at step 100 A further comprises indium plating at step 140 A.
- the indium layer of the plating stack may be utilized to form an intermetallic between gold and indium via transient liquid phase bonding.
- a width of a plating stack comprising indium is less than a width of a plating stack not comprising indium to prevent indium from extending beyond the bondline during bonding at step 200 .
- Method IA further comprises wafer bonding at step 200 to bond the substrates and thus produce a stack assembly for singulation.
- the bonding may be effected as described hereinabove with reference to step 200 of the exemplary flowchart of FIG. 3A .
- other steps may be included in the method, for example between the plating of the substrates and substrate bonding.
Abstract
Description
- None.
- In accordance with at least one example of the disclosure, a semiconductor package includes a semiconductor die and at least one bondline positioned on the semiconductor die, the at least one bondline comprising a nickel lanthanide alloy diffusion barrier layer abutting a gold layer. In aspects, the at least one bondline further comprises at least one other bondline layer, wherein the nickel lanthanide alloy diffusion barrier layer does not alloy with the at least one other bondline layer. In aspects, the at least one other bondline layer comprises indium, a seed metal, a base metal, or a combination thereof. The base metal can comprise copper and/or the seed metal can comprise titanium, in aspects. In aspects, the semiconductor die comprises a complementary metal-oxide semiconductor (CMOS).
- In accordance with at least one example of the disclosure, a Micro-Electro-Mechanical System (MEMS) package comprises a semiconductor die, a substrate spaced apart from the semiconductor die, and a bondline positioned between and in contact with the semiconductor die and the substrate, the bondline comprising a nickel lanthanide alloy diffusion barrier layer and a gold layer. In aspects, the substrate comprises a semiconductor die. In aspects, the MEMS package further comprises indium incorporated into the bondline as an interlayer element for transient liquid phase bonding between the gold and the indium. In aspects, the lanthanide comprises cerium, lanthanum, erbium, or a combination thereof. In aspects, the MEMS package includes a digital micromirror device (DMD). In aspects, the MEMS package further comprises one or more layers comprising a seed metal, a base metal, or both.
- In accordance with at least one example of the disclosure, a semiconductor package comprises a nickel lanthanide alloy diffusion barrier layer, and a gold layer abutting the nickel lanthanide alloy diffusion barrier layer. In aspects, a bondline comprising the nickel lanthanide alloy diffusion barrier layer and the gold layer further comprises nickel, copper, indium, or a combination thereof. In aspects, the lanthanide comprises cerium, lanthanum, erbium, or a combination thereof.
- In accordance with at least one example of the disclosure, a method of fabricating a Micro-Electro-Mechanical System (MEMS) package comprises, for each of two substrates, depositing a nickel lanthanide alloy diffusion barrier layer on the substrate, depositing a gold layer on the nickel lanthanide alloy diffusion barrier layer, aligning outer perimeters of the at least two substrates, with the deposited layers facing each other, and forming a bondline between the at least two substrates via the application of heat, force, or both to the nickel lanthanide alloy diffusion barrier layer and the gold layer. In aspects, at least one of the two substrates comprises a wafer. In aspects, the method further comprises providing one or more additional layers on each of the at least two substrates prior to depositing the nickel lanthanide alloy diffusion barrier layer. The one or more additional layers can comprise a seed metal, a base metal, or both. In aspects, the seed metal comprises titanium, and the base metal comprises copper, or the seed metal comprises titanium and the base metal comprises copper. The method can further comprise depositing the one or more additional layers via chemical vapor deposition (CVD). Depositing of the nickel lanthanide alloy diffusion barrier layer can be effected via reversed pulse electrodeposition, in aspects. The bondline can further comprise a transient liquid phase bonding between gold and indium.
- For a detailed description of various examples, reference will now be made to the accompanying drawings in which:
-
FIG. 1A shows a Micro-Electro-Mechanical System (MEMS) package in accordance with various examples; -
FIG. 1B shows a digital micromirror device (DMD) package in accordance with various examples; -
FIG. 2 shows a plating stack in accordance with various examples; -
FIG. 3A shows a flowchart for a method of fabricating a MEMS package in accordance with various examples; and -
FIG. 3B shows a flowchart for a method of fabricating a MEMS package in accordance with various examples. - Micro-Electro-Mechanical System (MEMS) sensors and actuators are becoming increasingly common. MEMS packages are utilized to encapsulate such MEMS devices to prevent exposure of the external environment to components of the MEMS device via a hermetic seal.
- Metals are often utilized in interfaces, such as bondlines, between substrates of MEMS packages. Diffusion of metals within such interfaces can lead to undesirable interaction of metal components. For example, when a gold layer is utilized as a component of a MEMS package interface or bondline, diffusion of one or more other metals utilized in the interface or bondline into the gold layer can lead to an uneconomical use of excess gold and potential reliability failures in the interface or bondline. As utilized herein, a ‘bondline’ indicates a structure connecting substrates and sealing a mini-environment around a device (e.g., a MEMS).
- Electroplated nickel is widely used as a diffusion barrier layer for MEMS applications. As utilized herein, a ‘diffusion barrier layer’ is a layer that reduces, minimizes, or prevents diffusion of metals between metal layers. However, it is not considered an efficient diffusion barrier layer. For example, in some hermetic MEMS packaging applications, a thin layer of pure nickel is coated with a thick layer of gold and bonded in a transient liquid phase process with an indium coated wafer. However, the gold in such applications is not only consumed by the indium during bond, but also, over time, by the nickel. The nickel in such a pure nickel diffusion barrier layer not only interacts with the gold, but can also interact with other metals present in the interface or bondline. For example, a pure nickel diffusion barrier layer can interact with indium employed for an above-noted transient liquid phase bond of the gold and indium and can also interact with a base metal, such as copper, present in the interface or bondline. Another solution to the problem of metal diffusion is the use of pure gold as a base metal, which eliminates the use of nickel in the interface or bondline, but is not economical.
- A desirable solution to the metal diffusion problem noted above would be the discovery of a metallurgy for a diffusion barrier layer that does not require a change in the base metal, does not consume gold or other metals (e.g., indium), and does not alloy with other layers of the interface or bondline. It has been unexpectedly discovered that the use of a nickel lanthanide alloy rather than pure nickel as a diffusion barrier layer prevents the inter-diffusion of nickel and gold, allowing more gold to be available in bond. Due to the reduced consumption of gold, a reduction in the amount of gold utilized in plating (e.g., a reduction in the thickness of gold in the interface or bond) is also enabled. Accordingly, the use of a nickel lanthanide alloy diffusion barrier layer in a MEMS package as per this disclosure provides for the partial replacement of gold with a nickel lanthanide alloy. Due to the lanthanide alloying element(s), a nickel lanthanide alloy diffusion barrier layer according to this disclosure provides an efficient diffusion barrier layer (e.g., prevents inter-diffusion of nickel and/or other metals, such as base metals, into a gold layer), provides enhanced corrosion resistance, and, by replacing other precious metal platings, can provide cost savings. It is noted that the nickel of the herein-disclosed interface or bond layer is not utilized as a soldering element in aspects of the herein-disclosed MEMS packages.
- According to various examples, a MEMS package of this disclosure comprises a nickel lanthanide alloy diffusion barrier layer and a gold layer abutting the nickel lanthanide alloy diffusion barrier layer. The MEMS package can be utilized to package any MEMS device. By way of examples, the MEMS package can be a semiconductor package, such as, without limitation, a digital micromirror device (DMD) package. The MEMS package can be hermetic, in aspects. The MEMS package can further comprise at least two substrates, with an interface or bondline therebetween comprising a nickel lanthanide alloy diffusion barrier layer as disclosed herein. For example,
FIG. 1A depicts a cross section view of aMEMS package 10 comprisingfirst substrate 20A andsecond substrate 20B withbondline 30 therebetween and MEMS 40 positioned onfirst substrate 20A. The bondline comprises at least a gold layer L1 abutting a nickel lanthanide alloy diffusion barrier layer L2. The MEMS package can be any suitable shape, such as, without limitation, rectangular or square, and the bondline can run along the perimeter thereof. Although indicated on the left and right sides of the cross section ofFIG. 1A , it is to be understood that a bondline may run continuously around the perimeter of the MEMS package. The bondline may be a hermetic bondline around MEMS 40. -
First substrate 20A andsecond substrates 20B can be any suitable substrates known to those of skill in the art. According to various examples, at least one offirst substrate 20A andsecond substrate 20B comprises a semiconductor wafer, such as, without limitation, a complementary metal-oxide semiconductor (CMOS) wafer. As described in detail hereinbelow, in aspects, the MEMS package is formed by singulating a wafer into a number of die. In such aspects, the substrate is referred to herein as a wafer prior to singulation and a wafer or die subsequent singulation. The MEMS package can comprise additional substrates, in various aspects. For example,FIG. 1B shows aMEMS package 10A in accordance with various examples of this disclosure.MEMS package 10A comprises afirst substrate 20A comprising aCMOS wafer 20A, asecond substrate 20B comprising a window assembly wafer 2, and a third substrate 20C comprising a window assembly wafer 1. As utilized herein, a ‘window assembly’ refers to a substrate devised to allow light into a MEMS package. Window wafer assembly 1 can comprise glass, and window wafer assembly 2 can comprise a silicon wafer, in aspects.Second substrate 20B comprising the window assembly wafer 2 is bonded tofirst substrate 20A comprising the CMOS wafer viabondline 30A, which comprises at least one gold layer L1 abutting a nickel lanthanide alloy diffusion barrier layer L2. In this example, MEMS 40A can comprise a DMD. - The plating stack refers to the plating layers situated between the
first substrate 20A and thesecond substrate 20B prior to bonding. A bondline according to this disclosure can be produced via any plating stack comprising a nickel lanthanide alloy diffusion barrier layer directly adjacent to (or ‘abutting’) a gold layer. By way of non-limiting example,FIG. 2 shows aplating stack 35 in accordance with various examples of this disclosure. In the example ofFIG. 2 , theplating stack 35 comprises a firstsubstrate plating stack 35A on thefirst substrate 20A and a secondsubstrate plating stack 35B on thesecond substrate 20B. Firstsubstrate plating stack 35A comprises a titanium/copper layer L3 deposited onfirst substrate 20A, a nickel lanthanide alloy diffusion barrier layer L2 atop the titanium/copper layer L3, and a gold layer L1 abutting and atop the nickel lanthanide alloy diffusion barrier layer L2. In the example ofFIG. 2 , the secondsubstrate plating stack 35B comprises a titanium/copper layer L3 deposited onsecond substrate 20B, a nickel lanthanide alloy diffusion barrier layer L2 atop the titanium/copper layer L3, a gold layer L1 abutting and atop the nickel lanthanide alloy diffusion barrier layer L2, and an indium layer L4 atop the gold layer L1. Titanium may be a seed layer for adhesion onto the substrate (e.g., onto a silicon substrate), and copper may be the base metal. It is to be understood that other seed metals and base metals are within the scope of this disclosure. - In aspects, such as depicted in
FIG. 2 , the firstsubstrate plating stack 35A has a greater width (e.g., an extent in a direction from an outer perimeter of the substrate to a center thereof) WA than a width WB of the secondsubstrate plating stack 35B. In aspects, the firstsubstrate plating stack 35A has a width WA in a range of from about 10 μm to about 700 μm, from about 100 μm to about 600 μm, or from about 300 μm to about 400 μm. In aspects, the secondsubstrate plating stack 35B has a width WB in a range of from about 10 μm to about 700 μm, from about 100 μm to about 600 μm, or from about 150 μm to about 200 μm. In aspects, a ratio of the width of the first substrate plating stack to the width of the second substrate plating stack, WA/WB, is about 1.0, 1.7, or 3.0. - In aspects, the first
substrate plating stack 35A has a thickness TA in a range of from about 0.1 μm to about 100 μm, from about 1.0 μm to about 5.0 μm, or from about 3.5 μm to about 4.0 μm. In aspects, the second substrate plating stack has a thickness TB in a range of from about 0.1 μm to about 100 μm, from about 1.0 μm to about 20 μm, or from about 5.0 μm to about 10.0 μm. In aspects, the ratio of the thickness of the first substrate plating stack to the thickness of the second substrate plating stack, TA/TB, is about 0.1, 1.0, or 10. Theplating stack 35 ofFIG. 2 may be suitable, for example, for applications in which the MEMS comprises a DMD. Other plating stacks comprising a variety of layers are within the scope of this disclosure and will be apparent to those of skill in the art upon reading this disclosure. - In aspects, the nickel lanthanide alloy diffusion barrier layer has a thickness in a range of from about 0.1 μm to about 20 μm. In aspects, a nickel lanthanide alloy diffusion barrier layer on the first substrate has a thickness in a range of from about 0.1 μm to about 20 μm, from about 0.2 μm to about 1.0 μm, or from about 0.25 μm to about 0.5 μm. In aspects, a nickel lanthanide alloy diffusion barrier layer on the second substrate has a thickness in a range of from about 0.1 μm to about 20 μm, from about 0.2 μm to about 1.0 μm, or from about 0.25 μm to about 0.5 μm. In aspects, the nickel lanthanide alloy diffusion barrier layer has a width in a range of from about 300 μm to about 400 μm. In aspects, a width of a nickel lanthanide alloy diffusion barrier layer on the first substrate is greater than a width of a nickel lanthanide alloy diffusion barrier layer on the second substrate. In aspects, the nickel lanthanide alloy diffusion barrier layer on the first substrate has a width in a range of from about 10 μm to about 700 μm, from about 100 μm to about 600 μm, or from about 300 μm to about 400 μm. In aspects, the nickel lanthanide alloy diffusion barrier layer on the second substrate has a width in a range of from about 10 μm to about 700 μm, from about 100 μm to about 600 μm, or from about 150 μm to about 200 μm. In aspects, described further hereinbelow with reference to
FIG. 3A , a nickel lanthanide alloy diffusion barrier layer comprises multiple layers of deposited nickel lanthanide alloy, for example, 2 or 3. In aspects, a first layer of nickel lanthanide deposited on the substrate has a grain size in a range of from about 1 nm to about 100 nm, a lanthanide content or fraction in a range of from about 0.1 percent by weight (0.1% wt) to about 20% wt, or a combination thereof. In aspects, a second layer of nickel lanthanide deposited on the first layer of nickel lanthanide alloy deposited on the substrate has a grain size in a range of from about 1 nm to about 100 nm, a lanthanide content or fraction in a range of from about 0.1% wt to about 20% wt, or a combination thereof. In aspects, a third layer of nickel lanthanide deposited on the second layer of nickel lanthanide alloy deposited on the substrate has a grain size in a range of from about 1 nm to about 100 nm, a lanthanide content or fraction in a range of from about 0.1% wt to about 20% wt, or a combination thereof. - In aspects, the gold layer has a thickness in a range of from about 0.1 μm to about 20 μm, from about 1 μm to about 10 μm, or from about 2 μm to about 5 μm. In aspects, a gold layer on the first substrate has a thickness in a range of from about 0.1 μm to about 20 μm, from about 1 μm to about 10 μm, or from about 2 μm to about 5 μm. and a gold layer on the second substrate has a thickness in a range of from about 0.1 μm to about 20 μm, from about 1 μm to about 10 μm, or from about 2 μm to about 5 μm. In aspects, due to the efficiency provided by the herein-disclosed nickel lanthanide alloy diffusion barrier layer, a total thickness of gold deposited in the plating stack (e.g., within first
substrate plating stack 35A onfirst substrate 20A and/or secondsubstrate plating stack 35B onsecond substrate 20B) is less than a total thickness of gold utilized with a pure nickel diffusion barrier layer. -
FIG. 3A shows a flowchart for a method I of fabricating a MEMS package in accordance with various examples of this disclosure. Method I of fabricating a MEMS package comprises depositing layers of a plating stack on each of two substrates atstep 100 and creating a bondline comprising a nickel lanthanide alloy diffusion barrier layer abutting a gold layer atstep 200. - As depicted in
FIG. 3A , depositing layers of a plating stack on each of two substrates atstep 100 comprises depositing a nickel lanthanide alloy diffusion barrier layer atstep 120 and depositing a gold layer on the nickel lanthanide alloy diffusion barrier layer atstep 130. The lanthanide can comprise an element from the lanthanide series of elements, such as, without limitation, cerium, lanthanum, erbium, or a combination thereof. Depositing a nickel lanthanide alloy diffusion barrier layer atstep 120 can comprise depositing the nickel lanthanide alloy by electroplating. In various aspects, electroplating of the nickel lanthanide alloy diffusion barrier layer can be effected via reversed pulse electrodeposition. The nickel lanthanide alloy diffusion barrier layer may have the thicknesses, widths, and compositions noted above. - As indicated in the exemplary flowchart of
FIG. 3A , depositing the nickel lanthanide alloy diffusion barrier layer atstep 120 can further comprise controlling deposition parameters utilized during deposition atstep 122. Controlling deposition parameters atstep 122 can be utilized to control lanthanide alloy deposition to nickel grain boundaries to prevent diffusion of metals to or from other layers (e.g., nickel from the nickel lanthanide alloy diffusion barrier layer to the gold layer or a base metal from a base metal layer, such as copper, to the nickel lanthanide alloy diffusion barrier layer) along the grain boundaries. In examples, the nickel lanthanide alloy diffusion barrier layer can comprise multiple layers of deposited nickel lanthanide alloy. In aspects, such multiple layers of deposited nickel lanthanide alloy can be deposited in a single step via reversed pulse electrodeposition. The multiple layers of deposited nickel lanthanide alloy of such a nickel lanthanide alloy diffusion barrier layer can vary in nickel grain size and/or lanthanide alloy content (e.g., a ratio of nickel to lanthanide) to restrict or prevent diffusion of nickel or a base metal such as copper to the gold layer abutting the nickel lanthanide alloy diffusion barrier layer. In such applications, the grain size of the nickel and/or a content of nickel lanthanide alloy in the multiple layers of deposited nickel lanthanide alloy may increase from a side of the nickel lanthanide alloy diffusion barrier layer distal the gold layer to a side of the nickel lanthanide alloy diffusion barrier layer proximate the gold layer. In aspects, the nickel lanthanide alloy diffusion barrier layer comprises dislocations, which may also reduce migration of a metal deposited between the substrate and the nickel lanthanide alloy diffusion barrier layer (e.g., copper from a copper base metal layer) or nickel from the nickel lanthanide alloy diffusion barrier layer to the gold layer. Controlling deposition parameters atstep 122 can include controlling the deposition to provide a desired number of layers of nickel lanthanide alloy in the nickel lanthanide alloy diffusion barrier layer, a grain size throughout the nickel lanthanide alloy diffusion barrier layer, a content of lanthanide alloy throughout the nickel lanthanide alloy diffusion barrier layer, a thickness of the nickel lanthanide alloy diffusion barrier layer, or a combination thereof. Deposition parameters include, without limitation, the temperature of deposition, a current used for deposition, a chemical makeup of a nickel lanthanide alloy bath utilized during deposition (e.g., complexing agent(s) utilized, concentration range), a time of deposition, or a combination thereof. - As depicted in
FIG. 3A , depositing layers of a plating stack on each of two substrates atstep 100 comprises depositing a gold layer on the nickel lanthanide alloy diffusion barrier layer atstep 130. The gold layer may be deposited by electroplating and may have the thicknesses noted above. - As depicted in
FIG. 3A , depositing layers of a plating stack on each of twosubstrates 100 can further comprise preparing each substrate for deposition of the nickel lanthanide alloy diffusion barrier layer atstep 110. The substrates can be prepared for deposition of the nickel lanthanide alloy diffusion barrier layer by any methods known to those of skill in the art. In aspects, as indicated in the exemplary flowchart ofFIG. 3A , preparing the substrate for deposition of the nickel lanthanide alloy diffusion barrier layer atstep 110 can comprise providing a substrate with a seed layer, a base metal layer, or both thereon, or depositing a seed layer, a base metal layer, or both on the substrate atstep 111. In aspects, a seed layer comprises titanium. In aspects, a base metal layer comprises copper. In aspects, depositing a seed layer, a base metal layer, or both on the substrate atstep 111 is effected via chemical vapor deposition (CVD). Preparing the substrate for deposition of the nickel lanthanide alloy diffusion barrier layer atstep 110 can further comprise prewetting the substrate atstep 112. Prewetting can be effected by any methods known in the art, for example cleaning with deionized (DI) water. - As indicated in the exemplary flowchart of
FIG. 3A , depositing layers of the plating stack on each of two substrates atstep 100 can further comprise depositing, atstep 140, one or more additional layers on the gold layer deposited atstep 130. For example, in aspects, an indium layer is deposited on one of the substrates. Other additional layers are within the scope of this disclosure. - As noted above, a method of fabricating a MEMS package according to this disclosure comprises creating a bondline comprising a nickel lanthanide alloy diffusion barrier layer abutting a gold layer at
step 200. As depicted in the flowchart ofFIG. 3A , the bondline can be created by aligning the substrates atstep 210 and subjecting the aligned substrates to temperature and/or bond force to melt the plating stack and form the bondline atstep 220. Aligning the substrates atstep 210 can comprise aligning the outer perimeters of the two wafers with the deposited layers of the first substrate contacting the deposited layers of the second substrate stack. Subjecting to temperature and/or bond force atstep 220 to form the bondline can comprise subjecting the aligned substrates to a temperature in a range of from about 25° C. to about 350° C., from about 100° C. to about 250° C., or from about 175° C. to about 200° C., a bond force in the range of from about 0.1 kN to about 100 kN, from about 5 kN to about 40 kN, or from about 10 kN to about 20 kN, or a combination thereof. In applications, the method produces a wafer stack assembly for singulation. Other steps may be included in the method, for example between the plating of the substrates and substrate bonding (e.g., betweensteps 100 and 200). The MEMS, such as a DMD, may be incorporated into the MEMS package via standard semiconductor packaging steps following the bond process. Without limitation, such steps may include, for example, singulation, die attach, encapsulation, wire bond, etc. -
FIG. 3B shows a flowchart for a method IA of fabricating a MEMS package in accordance with various examples. Method IA comprises depositing layers of a first substrate plating stack on a first substrate atstep 100A and depositing layers of a second substrate plating stack on a second substrate atstep 100B. In specific aspects, one of the first substrate and the second substrate is a CMOS wafer and the other substrate comprises a window assembly. As depicted in the exemplary flowchart ofFIG. 3B , depositing layers of a first substrate plating stack on a first substrate atstep 100A and depositing layers of a second substrate plating stack on a second substrate atstep 100B comprise nickel lanthanide plating atsteps steps step 100A and depositing layers of the second substrate plating stack on the second substrate atstep 100B can further comprise providing an incoming wafer assembly with a titanium/copper layer atsteps 111A and 11B, respectively and/or prewetting prior to nickel lanthanide plating atsteps step 100A further comprises indium plating atstep 140A. The indium layer of the plating stack may be utilized to form an intermetallic between gold and indium via transient liquid phase bonding. In some aspects, a width of a plating stack comprising indium is less than a width of a plating stack not comprising indium to prevent indium from extending beyond the bondline during bonding atstep 200. - Method IA further comprises wafer bonding at
step 200 to bond the substrates and thus produce a stack assembly for singulation. The bonding may be effected as described hereinabove with reference to step 200 of the exemplary flowchart ofFIG. 3A . Again, as noted above, other steps may be included in the method, for example between the plating of the substrates and substrate bonding. - In the foregoing discussion and in the claims, the terms “including” and “comprising” are used in an open-ended fashion, and thus should be interpreted to mean “including, but not limited to . . . .” Unless otherwise stated, “about,” “approximately,” or “substantially” preceding a value means+1-10 percent of the stated value.
- The above discussion is meant to be illustrative of the principles and various aspects of the present disclosure. Numerous variations and modifications will become apparent to those skilled in the art once the above disclosure is fully appreciated. It is intended that the following claims be interpreted to embrace all such variations and modifications.
Claims (22)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/042,595 US10544034B1 (en) | 2018-07-23 | 2018-07-23 | Nickel lanthanide alloys for mems packaging applications |
US16/774,529 US11091366B2 (en) | 2018-07-23 | 2020-01-28 | Nickel lanthanide alloys for MEMS packaging applications |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/042,595 US10544034B1 (en) | 2018-07-23 | 2018-07-23 | Nickel lanthanide alloys for mems packaging applications |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/774,529 Continuation US11091366B2 (en) | 2018-07-23 | 2020-01-28 | Nickel lanthanide alloys for MEMS packaging applications |
Publications (2)
Publication Number | Publication Date |
---|---|
US20200024130A1 true US20200024130A1 (en) | 2020-01-23 |
US10544034B1 US10544034B1 (en) | 2020-01-28 |
Family
ID=69161529
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/042,595 Active US10544034B1 (en) | 2018-07-23 | 2018-07-23 | Nickel lanthanide alloys for mems packaging applications |
US16/774,529 Active US11091366B2 (en) | 2018-07-23 | 2020-01-28 | Nickel lanthanide alloys for MEMS packaging applications |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/774,529 Active US11091366B2 (en) | 2018-07-23 | 2020-01-28 | Nickel lanthanide alloys for MEMS packaging applications |
Country Status (1)
Country | Link |
---|---|
US (2) | US10544034B1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10544034B1 (en) * | 2018-07-23 | 2020-01-28 | Texas Instruments Incorporated | Nickel lanthanide alloys for mems packaging applications |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100561840B1 (en) * | 2003-07-09 | 2006-03-16 | 삼성전자주식회사 | Electrode layer, light generating device comprising the same and method of forming the same |
US10726231B2 (en) * | 2012-11-28 | 2020-07-28 | Invensense, Inc. | Integrated piezoelectric microelectromechanical ultrasound transducer (PMUT) on integrated circuit (IC) for fingerprint sensing |
US20170030788A1 (en) * | 2014-04-10 | 2017-02-02 | Motion Engine Inc. | Mems pressure sensor |
DE102016223203A1 (en) * | 2016-11-23 | 2018-05-24 | Robert Bosch Gmbh | Low-resistance wiring MEMS device and method of making the same |
US10544034B1 (en) * | 2018-07-23 | 2020-01-28 | Texas Instruments Incorporated | Nickel lanthanide alloys for mems packaging applications |
US11262575B2 (en) * | 2019-03-01 | 2022-03-01 | Beijing Voyager Technology Co., Ltd. | MEMS package with double-sided mirror |
EP3705451A1 (en) * | 2019-03-06 | 2020-09-09 | Murata Manufacturing Co., Ltd. | Mems structure including a cap with a via |
-
2018
- 2018-07-23 US US16/042,595 patent/US10544034B1/en active Active
-
2020
- 2020-01-28 US US16/774,529 patent/US11091366B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
US10544034B1 (en) | 2020-01-28 |
US11091366B2 (en) | 2021-08-17 |
US20200165124A1 (en) | 2020-05-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20240088087A1 (en) | Electronic device with multi-layer contact and system | |
US20210327843A1 (en) | Semiconductor packages with an intermetallic layer | |
JP4383882B2 (en) | Device hermetic encapsulation method | |
US8957522B2 (en) | Semiconductor device and manufacturing method of semiconductor device | |
US20130043594A1 (en) | Method for manufacturing semiconductor device and semiconductor device | |
US9136232B2 (en) | Method for bonding wafers and structure of bonding part | |
TWI302722B (en) | Ubm pad, solder contact and methods for creating a solder joint | |
TW200829361A (en) | Connecting material, method for manufacturing connecting material, and semiconductor device | |
EP2363373A1 (en) | Bonding process for sensitive micro-and nano-systems | |
JP7248774B2 (en) | Method and electronic component for fixing a semiconductor chip on a substrate | |
KR20210068588A (en) | Methods for bonding substrates | |
US11091366B2 (en) | Nickel lanthanide alloys for MEMS packaging applications | |
KR101430673B1 (en) | Semiconductor device and die bonding structure thereof | |
US8426972B2 (en) | Semiconductor device and method for manufacturing the same | |
US20070231954A1 (en) | Gold/silicon eutectic die bonding method | |
EP3325208A1 (en) | Low-temperature bonding with spaced nanorods and eutectic alloys | |
CN101159253A (en) | Metallic layer structure under projection, crystal round structure and forming method of the same | |
US11535945B2 (en) | Immersion plating treatments for indium passivation | |
KR101643333B1 (en) | Method of fabricating bump structure | |
JP7240008B2 (en) | Die attach surface copper layer with protective layer for microelectronic devices | |
US11817417B2 (en) | Semiconductor device and method for fabricating a semiconductor device | |
US20120273951A1 (en) | Contact Metal for Hybridization and Related Methods | |
US20080014732A1 (en) | Application of PVD W/WN bilayer barrier to aluminum bondpad in wire bonding | |
JP4104506B2 (en) | Manufacturing method of semiconductor device | |
JPS62260364A (en) | Metallic laminate and manufacture thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TEXAS INSTRUMENTS INCORPORATED, TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DADVAND, NAZILA;SCHUCK, KATHRYN;REEL/FRAME:046431/0121 Effective date: 20180720 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |