US20190393078A1 - Shallow trench isolation for integrated circuits - Google Patents
Shallow trench isolation for integrated circuits Download PDFInfo
- Publication number
- US20190393078A1 US20190393078A1 US16/014,103 US201816014103A US2019393078A1 US 20190393078 A1 US20190393078 A1 US 20190393078A1 US 201816014103 A US201816014103 A US 201816014103A US 2019393078 A1 US2019393078 A1 US 2019393078A1
- Authority
- US
- United States
- Prior art keywords
- layer
- air
- liner
- semiconductor
- liners
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
- H01L21/76289—Lateral isolation by air gap
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
- H01L21/76205—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
- H01L21/76283—Lateral isolation by refilling of trenches with dielectric material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/764—Air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/7682—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing the dielectric comprising air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76831—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers in via holes or trenches, e.g. non-conductive sidewall liners
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76832—Multiple layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823481—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/0886—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate including transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
- H01L27/1211—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI combined with field-effect transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
Definitions
- RF radio frequency
- SOI semiconductor-on-insulator
- FEM RF front-end-module
- FIG. 1 is a flow diagram of a fabrication method that describes the formation of air-gaps along the sidewall surfaces of isolation structures, in accordance with some embodiments.
- FIG. 2 is a cross-sectional view of a semiconductor layer over a substrate, in accordance with some embodiments.
- FIG. 3 is a cross-sectional view of a semiconductor layer over a substrate after the formation of a photoresist layer over the semiconductor layer, in accordance with some embodiments
- FIG. 4 is a cross-sectional view of a semiconductor layer over a substrate after the formation of patterned photoresist structures over the semiconductor layer, in accordance with some embodiments.
- FIG. 5 is a cross-sectional view of semiconductor structures over a substrate, in accordance with some embodiments.
- FIG. 6 is a cross-sectional view of semiconductor structures over a substrate after the formation of a first liner over the sidewalls of the semiconductor structures, in accordance with some embodiments.
- FIG. 7 is a cross-sectional view of semiconductor structures over a substrate after the formation of a second liner over the semiconductor structures, in accordance with some embodiments.
- FIG. 8 is a cross-sectional view of semiconductor structures over a substrate after the deposition of a first dielectric, in accordance with some embodiments.
- FIG. 9 is a cross-sectional view of isolation structures over a substrate after the etch process of a first dielectric, in accordance with some embodiments.
- FIG. 10 is a cross-sectional view of isolation structures over a substrate after the removal of the second liner, in accordance with some embodiments.
- FIG. 11 is a cross-sectional view of isolation structures over a substrate after the deposition of a second dielectric to form air-gaps, in accordance with some embodiments.
- FIG. 12 is a cross-sectional view of isolation structures over a substrate with air-gaps therein, in accordance with some embodiments.
- FIG. 13 is a cross-sectional view of different types of isolation structures over a substrate, in accordance with some embodiments.
- FIG. 14 is a cross-sectional view of isolation structures with air-gaps between semiconductor structures with devices thereon, in accordance with some embodiments.
- first and second features are formed in direct contact
- additional features may be formed that are between the first and second features, such that the first and second features are not in direct contact.
- spatially relative terms such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures.
- the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures.
- the apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- nominal refers to a desired, or target, value of a characteristic or parameter for a component or a process operation, set during the design phase of a product or a process, together with a range of values above and/or below the desired value.
- the range of values is typically due to slight variations in manufacturing processes or tolerances.
- substantially indicates the value of a given quantity that can vary based on a particular technology node associated with the subject semiconductor device. Based on the particular technology node, the term “substantially” can indicate a value of a given quantity that varies within, for example, ⁇ 5% of a target (or intended) value.
- the term “about” as used herein indicates the value of a given quantity that can vary based on a particular technology node associated with the subject semiconductor device. Based on the particular technology node, the term “about” can indicate a value of a given quantity that varies within, for example, 5-30% of the value (e.g., ⁇ 5%, ⁇ 10%, ⁇ 20%, or ⁇ 30% of the value).
- vertical means nominally perpendicular to the surface of a substrate.
- insulating layer refers to a layer that functions as an electrical insulator (e.g., a liner).
- Embodiments of the present disclosure may be applicable to fin field effect transistors (“finFETs”).
- the “fins” in finFETs may be patterned by any suitable method.
- the fins may be patterned using one or more photolithography processes, including double-patterning or multi-patterning processes.
- double-patterning or multi-patterning processes combine photolithography and self-aligned processes, allowing patterns to be created that have, for example, pitches smaller than what is otherwise obtainable using a single, direct photolithography process.
- a sacrificial layer is formed over a substrate and patterned using a photolithography process. Spacers are formed alongside the patterned sacrificial layer using a self-aligned process. The sacrificial layer is then removed, and the remaining spacers may then be used to pattern the fins.
- a radio frequency (RF) front-end module requires integration of multiple RF functions, including for example antenna low noise amplifiers (LNA), power amplifiers (PA), antenna tuning switches, transceivers, as well as digital processing and power management.
- Each RF FEM component can include a large number of field effect transistors (FETs) that are electrically isolated by shallow trench isolation (STI) structures.
- STI shallow trench isolation
- the STI structures can provide protection against parasitic coupling that can occur between adjacent FETs during normal device operation.
- the embodiments described herein are directed to a method that forms STI structures with air-gaps (air-pockets or cavities).
- the air-gaps which can be formed along the sidewalls of the STI structures, can serve multiple purposes.
- the STI structures with air-gaps can provide both enhanced electrical isolation between the FETs and protection against parasitic capacitance coupling when the device operates in the GHz range. This is because the air-gaps can lower the overall dielectric constant of the STI material (e.g., lower than 3.9).
- the STI structures can mitigate the compressive stress on the channel region of a neighboring FET, even if the edge of the STI structure is close to the channel region (e.g., within about 0.5 ⁇ m).
- FIG. 1 is a flow chart of fabrication method 100 , according to some embodiments.
- Fabrication method 100 describes the formation of air-gaps along the sidewall surfaces of STI structures.
- Fabrication method 100 can be used to form air-gaps either on selective STI structures or on all the STI structures of the substrate (e.g., the wafer).
- Other, or additional, fabrication operations may be performed between the various operations of fabrication method 100 . These fabrication operations are omitted merely for clarity.
- FIG. 2 is a cross-sectional view of semiconductor layer 200 over substrate 210 .
- substrate 210 can be a bulk silicon wafer with a dielectric layer 220 formed thereon and a top semiconductor layer 200 .
- Dielectric layer 220 can be an oxide, such as silicon oxide (e.g., buried oxide layer), sapphire, or another suitable dielectric layer on which semiconductor layer 200 can be grown, attached, or otherwise formed.
- dielectric layer 220 is thicker than semiconductor layer 200 .
- dielectric layer 220 electrically isolates semiconductor layer 200 from substrate 210 .
- semiconductor layer 200 is directly on silicon substrate 210 .
- substrate 210 can be a high-resistivity (HR) bulk silicon substrate. In other words, current cannot flow from semiconductor layer 200 to substrate 210 .
- HR high-resistivity
- semiconductor layer 200 can include (i) silicon, (ii) a compound semiconductor such as gallium arsenide (GaAs), gallium phosphide (GaP), indium phosphide (InP), indium arsenide (InAs), and/or indium antimonide (InSb), (iii) an alloy semiconductor including silicon germanium (SiGe), gallium arsenide phosphide (GaAsP), aluminum indium arsenide (AlInAs), aluminum gallium arsenide (AGaAs), gallium indium arsenide (GaInAs), gallium indium phosphide (GaInP), and/or gallium indium arsenide phosphide (GaInAsP), or (iv) combinations thereof.
- GaAs gallium arsenide
- GaP gallium phosphide
- InP indium phosphide
- InAs indium arsenide
- InSb in
- semiconductor layer 200 in fabrication method 100 will be described in the context of a top silicon layer of a silicon-on-insulator substrate (e.g., SOI wafer). Based on the disclosure herein, other materials, as discussed above, can be used. These materials are within the spirit and scope of this disclosure.
- oxide layer 300 can include silicon oxide
- nitride layer 310 can include silicon nitride.
- Oxide layer 300 can be a capping layer that protects the top surface of semiconductor layer 200 during subsequent processing.
- nitride layer 310 can function as a stop layer in subsequent operations of fabrication method 100 .
- a photoresist layer 320 can be deposited over nitride layer 310 .
- a bottom antireflective coating (BARC), which is not shown in FIG. 3 can be interposed between photoresist layer 320 and nitride layer 310 .
- the BARC layer can suppress light reflections during a subsequent ultra violet (UV) or extreme ultra violet (EUV) light exposure of photoresist layer 320 and minimize undesirable generation of standing waves during the exposure process. Standing waves can increase the edge roughness of the resulting patterned photoresist structures.
- the BARC layer can also form a flat surface, on which photoresist layer 320 can be formed, by operating as a filler that fills small imperfections of the top surface of nitride layer 310 .
- Photoresist layer 320 can be patterned so that patterned photoresist structures 400 are formed over nitride layer 310 , as shown in FIG. 4 .
- Patterning of photoresist layer 320 can be accomplished by exposing photoresist layer 320 to UV or EUV light through a reticle (photomask) and subsequently removing unexposed (or exposed portions) of the photoresist layer.
- the pitch (e.g., spacing) of patterned photoresist structures 400 may vary over substrate 210 depending on the pattern design. Therefore, high and low density areas of patterned photoresist structures 400 (e.g., patterned photoresist structures with different pitch or spacing) may be formed over different areas of substrate 210 . Further, the width of the patterned photoresist structures 400 can also vary across substrate 210 .
- a dry etch process can remove nitride layer 310 , oxide layer 300 and semiconductor layer 200 between patterned photoresist structures 400 to form semiconductor structures, or semiconductor islands, 500 .
- patterned photoresist structures 400 can be used as an etch mask to define the geometrical aspects of semiconductor structures 500 .
- the width and the pitch of the patterned photoresist structures 400 can be used to further define the width and the pitch of the resulting semiconductor structures 500 .
- the sidewalls of the resulting semiconductor structures 500 can have a positive slope, as shown in FIG. 5 .
- semiconductor structures 500 can be designed to have substantially vertical sidewalls (e.g., between about 86° and about 90°), or sidewalls with a negative slope.
- the sidewall slope (or sidewall angle) of semiconductor structures 500 can be tuned by the dry etch process conditions. Therefore, the dry etch process conditions may be adjusted to achieve the desired slope for the sidewalls of semiconductor structures 500 .
- the dry etch process can include several etch sub-steps with a different etch chemistry for each sub-step.
- patterned photoresist structures 400 can be removed with a wet clean process (e.g., wet strip).
- a wet clean process e.g., wet strip
- the height of the formed semiconductor structures 500 can be up to about 200 nm. However, this is not limiting and other heights for the semiconductor structures 500 may be considered.
- Semiconductor structures 500 can be silicon structures where n-type or p-type FETs can be formed thereon.
- semiconductor structures 500 can be doped to form source/drain regions, a channel region, etc.
- local metal contacts can be formed on semiconductor structures 500 to electrically connect the terminals of the FETs (e.g., the source/drain and gate terminals) to other components of the chip.
- FIG. 6 is a cross-sectional view of semiconductor structures 500 after the formation of first liner 600 on each sidewall surface of semiconductor structure 500 , according to the description of operation 120 .
- first liners 600 can be formed by thermal oxidation of the exposed sidewalls surfaces of semiconductor structure 500 .
- thermal oxidation of the sidewall surfaces of semiconductor structures 500 can occur in an oxidizing ambient that may include water vapors or molecular oxygen (e.g., wet or dry oxidation).
- first liner 600 can be formed by consuming the silicon from the sidewall surfaces of semiconductor structures 500 . In other words, a portion of first liner 600 is grown inwards from the sidewall surface.
- first liner 600 includes silicon oxide (e.g., silicon dioxide (SiO 2 )).
- the oxidation process can be performed at a temperature between about 800° C. and about 1200° C. (e.g., between 900° C. and 1100° C.).
- the thickness of the first liner can range from about 5 nm to about 20 nm. Since the only exposed silicon areas available for oxidation are the sidewall surfaces of semiconductor structures 500 , first liners 600 will be selectively grown on (or be “self-aligned” to) the sidewall surfaces of semiconductor structures 500 .
- Second liner 700 can be deposited over nitride layer 310 , first liner 600 and dielectric layer 220 .
- second liner 700 can be deposited by chemical vapor deposition (CVD), plasma-enhanced chemical vapor deposition (PECVD), atomic layer deposition (ALD), plasma-enhanced atomic layer deposition (PEALD), or any other suitable conformal deposition method.
- CVD chemical vapor deposition
- PECVD plasma-enhanced chemical vapor deposition
- ALD atomic layer deposition
- PEALD plasma-enhanced atomic layer deposition
- second liner 700 has a thickness between about 10 nm and about 50 nm.
- second liner 700 and nitride layer 310 can be the same material.
- second liner 700 can include silicon nitride.
- second liner 700 can be considered a “sacrificial” spacer or a sacrificial layer formed over the sidewalls of semiconductor structures 500 .
- second liner 700 can be removed in a subsequent operation of fabrication method 100 .
- first dielectric 800 is deposited between semiconductor structures 500 to form isolation structures (e.g., STI structures).
- first dielectric 800 is deposited with a high density plasma CVD (HDP-CVD) process that has good gap-fill properties.
- HDP-CVD high density plasma CVD
- first dielectric 800 can fill completely the space between semiconductor structures 500 (e.g., without the formation of voids or gaps).
- CMP chemical mechanical planarization
- second liner 700 can act as a stop layer for the CMP process.
- isolation structures 900 are formed.
- isolation structures 900 are STI structures that can electrically isolate semiconductor structures 500 .
- isolation structures 900 can include first dielectric 800 and portions of second liner 700 that are disposed over the sidewalls of semiconductor structures 500 and the top surface of dielectric layer 220 , as shown in FIG. 9 by the dashed closed line.
- Fabrication method 100 of FIG. 1 continues with operation 150 .
- second liner 700 is removed between isolation structures 900 and first liner 600 to form respective openings 1000 , as shown in FIG. 10 .
- removal of second liner 700 can be achieved with a wet etch process (also referred to as wet chemical strip).
- the wet etch process can include hot phosphoric acid (H 3 PO 4 ) and it can be performed at a temperature of about 160° C.
- the wet etch chemistry can be selected to have high selectivity towards second liner 700 as opposed to exposed oxide material-such as oxide layer 300 and first liner 600 , which are both silicon-based oxides (e.g., silicon oxide).
- the wet etch process may exhibit a selectivity ratio for second liner 700 and oxide layer 300 , or second liner 700 and first liner 600 , of about 100:1. If the selectivity ratio is not high enough, portions of oxide layer 300 and first liner 600 will also be etched during the etch process.
- second liner 700 and nitride layer 310 are both removed (e.g., etched) over oxide layer 300 .
- both second liner 700 and nitride layer 310 can include silicon nitride.
- the selectivity of the wet etch process towards second liner 700 and nitride layer 310 can be the same (e.g., selectivity ratio 1:1).
- the wet etch process can be timed so that a portion of second liner 700 between isolation structures 900 and dielectric layer 220 is not removed (e.g., etched).
- second liner 700 under dielectric 800 can be equal or narrower than the base of dielectric 800 .
- second liner 700 underneath dielectric 800 can be wider that the base of dielectric 800 and cover the entire exposed surface of dielectric layer 220 .
- second liner 700 underneath dielectric 800 can be wider that the base of isolation structures 900 but not cover the entire exposed surface of dielectric layer 220 .
- the thickness of second liner 700 over the sidewalls of semiconductor structures 500 can be used to control the width of openings 1000 and ultimately the size of the air-gaps in the STI structures.
- fabrication method 100 continues with operation 160 and the deposition of a second dielectric (e.g., capping dielectric layer) to form an air-gap (e.g., an air-pocket or cavity), between first dielectric 800 and first liner 600 .
- a second dielectric e.g., capping dielectric layer
- an air-gap can be formed when the second dielectric seals the top entrance of opening 1000 .
- openings 1000 can have an aspect ratio—e.g., a high aspect ratio between about 5:1 to about 20:1—that prevents second dielectric material from filling opening 1000 .
- the combination of the high deposition rate of second dielectric 1120 and the high aspect ratio of openings 1000 form air-gaps at the locations of openings 1000 .
- the second dielectric can be deposited by a PECVD process, a physical vapor deposition (PVD), or any other suitable oxide deposition process with appropriate deposition rate.
- FIG. 11 shows the resulting air-gaps (e.g., air-pockets or cavities) 1100 after the deposition of second dielectric 1120 .
- the first and the second dielectrics e.g., 800 and 1120 , respectively
- the second dielectric 1120 may or may not reach the bottom of opening 1000 . Therefore, in some embodiments, the resulting air-gaps may or may not extend to the top surface of dielectric layer 220 .
- the size of air-gaps (or air-pockets, or cavities) 1100 can be smaller than the size of openings 1000 in operation 150 .
- the size of air-gaps 1100 may depend, among other things, on (i) the size of openings 1000 (which can be modulated by the thickness of second liner 700 and the height of semiconductor structures 500 ), (ii) the sidewall slope of semiconductor structures 500 , and (iii) the deposition process parameters of second dielectric 1120 .
- the deposition process parameters of second dielectric 1120 can modulate the gap-fill properties and the deposition rate of second dielectric 1120 in openings 1000 .
- the width of air-gaps 1100 can range from about 10 nm to about 25 nm (e.g., from 10 nm to 25 nm).
- air-gaps e.g., air-pockets, or cavities
- air-gaps 1100 can be filled with one or more gases that are present during the deposition process of second dielectric 1120 .
- air-gaps 1100 may not be filled with atmospheric air.
- air-gaps (e.g., air-pockets, or cavities) 1100 can be filled with an inert gas or gases such as nitrogen, helium, and argon.
- a porogen containing material e.g., carbon-doped silicon dioxide that contains loosely bounded methyl groups
- the porogen containing material can be cured and converted to a porous low-k material with a k value below 3.6 (e.g., k value of about 3).
- the porogen is released leaving behind pores in the material.
- the curing process may include exposure to UV radiation that has a wavelength between about 150 nm and about 400 nm. Other curing process may be used, including a thermal process.
- openings 1000 can be filled directly with a low-k dielectric material, such as carbon-doped silicon dioxide or any other suitable low-k dielectric material with appropriate gap-fill properties.
- a dry etch process can include a fluorocarbon based chemistry (e.g., fluorinated hydrocarbons), such as tetrafluoromethane (CF 4 ), trifluromethance (CHF 3 ), and the like.
- fluorocarbon based chemistry e.g., fluorinated hydrocarbons
- CF 4 tetrafluoromethane
- CHF 3 trifluromethance
- a wet etch process can include a diluted solution of hydrofluoric acid (HF) with a buffer, such as ammonium fluoride (NH 4 F), diluted HF (HF/H 2 O), H 3 PO 4 , sulfuric acid with deionized water (H 2 SO 4 /H 2 O), or any combinations thereof.
- HF hydrofluoric acid
- a buffer such as ammonium fluoride (NH 4 F), diluted HF (HF/H 2 O), H 3 PO 4 , sulfuric acid with deionized water (H 2 SO 4 /H 2 O), or any combinations thereof.
- the dry or wet etch process can be for example timed so that first dielectric 800 is not removed during the etch process.
- the dry or wet etch process can be timed so that it is terminated when oxide layer 300 is exposed.
- the aforementioned etch chemistries are exemplary and, therefore, not limiting. Other suitable dry etch or wet etch chemistries may be used.
- isolation structures 1200 e.g., STI structure 1200
- air-gaps along their sidewalls are formed, as shown in FIG. 12 .
- a divot 1210 can be formed on each corner of isolation structure 1200 .
- divots e.g., like divot 1210
- the top surface of isolation structure 1200 can be substantially flat or lightly convex with round corners.
- fabrication method 100 introduces air-gaps in isolation structures (e.g., STI structures) by retaining the original size of the isolation structures and the pitch of the semiconductor structures. In other words, no modification to the pitch of the semiconductor structures is required and, subsequently, to the reticles (e.g., photomask) used in the photolithography operations. This means that fabrication method 100 can be introduced to an existing STI formation process flow without any changes to the photolithography process.
- isolation structures e.g., STI structures
- isolation structures without air-gaps are formed alongside with isolation structures with air-gaps (e.g., like isolation structures 1200 of FIG. 12 ) on the same substrate (e.g. wafer).
- the resulting chip or integrated circuit can include STI structures with and without air-gaps if desired.
- fabrication method 100 can be applied on selected isolation structures of substrate 210 .
- isolation structures with air-gaps and divots are formed alongside with divot-free isolation structures that have air-gaps.
- FIG. 13 shows the three types of isolation structures that can be formed on a single substrate. In the example of FIG.
- isolation structure 1200 A has both air-gaps and divots; isolation structure 1200 B has air-gaps but no divots (e.g., a lightly convex top surface with rounded corners); and isolation structure 1300 can have divots, or be divot-free, without air-gaps.
- isolation structure 1200 A and isolation structure 1200 B are formed using the fabrication method 100 of FIG. 1 .
- the air-gaps are formed embedded in the isolation structures, along each sidewall of isolation structures 1200 A and 1200 B, e.g., along the sidewalls of semiconductor structures 500 and over first liner 600 .
- fabrication method 100 on selective areas of substrate 210 can be achieved with photolithography methods.
- the isolation structures that will be “air-gap” free will be masked by a photoresist layer (or a hard mask) during operation 130 of fabrication method 100 (e.g., during the deposition of second liner 700 over semiconductor structures 500 and first liner 600 ).
- FIG. 14 is a cross-sectional view of isolation structures (e.g., STI structures) 1200 A between semiconductor structures 500 , where devices 1400 , metal contacts 1410 , and source/drain (S/D) regions 1420 have been formed on semiconductor structure 500 .
- devices 1400 are FETs. These FETs can be either NFETs or PFETs, and can be part of an integrated circuit (IC) formed on an SOI substrate (or a bulk, high-resistive semiconductor substrate).
- the channel region 1430 of FETs 1400 is located in semiconductor structure 500 between the S/D regions 1420 and below FET 1400 .
- isolation structures 1200 A can mitigate the compressive stress that is induced to channel region 1430 below FETs 1400 , even if the edge of isolation structure 1200 A is close to channel region 1430 (e.g., within 0.5 ⁇ m).
- Fabrication method 100 may not be limited to RF SOI technology or RF SOI applications.
- fabrication method 100 can be implemented in other complementary metal oxide (CMOS) applications where protection against parasitic capacitances is required.
- CMOS complementary metal oxide
- method 100 can be applied to any other semiconductor or non-semiconductor processing that includes shallow trench isolation (STI) structures, or formation thereof.
- STI shallow trench isolation
- the embodiments described herein are directed to a fabrication method that can form air-gaps (air-pockets or cavities) in STI structures.
- the fabrication method includes a sacrificial nitride layer that can be introduced prior to the deposition of the STI material between the semiconductor structures.
- the sacrificial nitride layer can be subsequently removed after the deposition of the STI material so that an opening can be formed along the sidewall surfaces of adjacent semiconductor structures.
- a second deposition of a dielectric material can seal the entrance of the opening and form an air-gap, which is embedded in the STI structure along the sidewalls of the semiconductor structure.
- the thickness of the sacrificial nitride layer in combination with the process conditions during the second deposition of the dielectric material, can control in part the size of the embedded air-gaps (air-pockets or cavities) in the resulting STI structure.
- STI structures with and without air-gaps can be formed.
- the fabrication method described herein can be applied to selective STI structures on the substrate. Such selectivity can be achieved with photolithography methods.
- the STI structures that will not form air-gaps can be masked by a photoresist layer, or a hard mask, during the deposition of the sacrificial nitride layer.
- a structure in some embodiments, includes semiconductor islands, which are formed over a substrate, with liners disposed on the sidewalls of the semiconductor islands and an isolation structure disposed between the semiconductor islands. Further, the isolation structure includes one or more air-gaps that are formed along the liners.
- an integrated circuit includes an insulating layer, a semiconductor layer disposed on the insulating layer and a field effect transistor formed on one or more of the semiconductor islands.
- the semiconductor layer further includes: semiconductor islands, a liner disposed on each sidewall of the semiconductor islands and an isolation structure between the semiconductor islands.
- the isolation structure includes an oxide layer with an air-pocket disposed along the liner of each sidewall of the semiconductor islands and a nitride layer disposed between the insulating layer and the oxide layer.
- a method includes patterning a semiconductor layer over a substrate to form semiconductor islands and oxidizing the sidewall surfaces of the semiconductor islands to form first liners on the sidewall surfaces. Further the method includes depositing a second liner over the first liners and the substrate and depositing a first dielectric layer between the semiconductor islands. The second liner between the first dielectric layer and the first liners is removed to form openings between the first dielectric layer and the first liners and a second dielectric layer is deposited over the first dielectric layer to enclose the openings and form air-gaps between the first dielectric layer and the first liners so that the gaps are positioned along the first liners.
Abstract
Description
- The rapid growth in smartphones, tablet personal computers (PCs), and other mobile consumer applications has increased the demand for chips based on radio frequency (RF) semiconductor-on-insulator (SOI) technology, particularly for antenna interface components and RF front-end-module (FEM) components like RF switches and antenna tuners.
- Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with common practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.
-
FIG. 1 is a flow diagram of a fabrication method that describes the formation of air-gaps along the sidewall surfaces of isolation structures, in accordance with some embodiments. -
FIG. 2 is a cross-sectional view of a semiconductor layer over a substrate, in accordance with some embodiments. -
FIG. 3 is a cross-sectional view of a semiconductor layer over a substrate after the formation of a photoresist layer over the semiconductor layer, in accordance with some embodiments -
FIG. 4 is a cross-sectional view of a semiconductor layer over a substrate after the formation of patterned photoresist structures over the semiconductor layer, in accordance with some embodiments. -
FIG. 5 is a cross-sectional view of semiconductor structures over a substrate, in accordance with some embodiments. -
FIG. 6 is a cross-sectional view of semiconductor structures over a substrate after the formation of a first liner over the sidewalls of the semiconductor structures, in accordance with some embodiments. -
FIG. 7 is a cross-sectional view of semiconductor structures over a substrate after the formation of a second liner over the semiconductor structures, in accordance with some embodiments. -
FIG. 8 is a cross-sectional view of semiconductor structures over a substrate after the deposition of a first dielectric, in accordance with some embodiments. -
FIG. 9 is a cross-sectional view of isolation structures over a substrate after the etch process of a first dielectric, in accordance with some embodiments. -
FIG. 10 is a cross-sectional view of isolation structures over a substrate after the removal of the second liner, in accordance with some embodiments. -
FIG. 11 is a cross-sectional view of isolation structures over a substrate after the deposition of a second dielectric to form air-gaps, in accordance with some embodiments. -
FIG. 12 is a cross-sectional view of isolation structures over a substrate with air-gaps therein, in accordance with some embodiments. -
FIG. 13 is a cross-sectional view of different types of isolation structures over a substrate, in accordance with some embodiments. -
FIG. 14 is a cross-sectional view of isolation structures with air-gaps between semiconductor structures with devices thereon, in accordance with some embodiments. - The following disclosure provides many different embodiments, or examples, for implementing different features of the provided subject matter. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed that are between the first and second features, such that the first and second features are not in direct contact.
- Further, spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- The term “nominal” as used herein refers to a desired, or target, value of a characteristic or parameter for a component or a process operation, set during the design phase of a product or a process, together with a range of values above and/or below the desired value. The range of values is typically due to slight variations in manufacturing processes or tolerances.
- The term “substantially” as used herein indicates the value of a given quantity that can vary based on a particular technology node associated with the subject semiconductor device. Based on the particular technology node, the term “substantially” can indicate a value of a given quantity that varies within, for example, ±5% of a target (or intended) value.
- The term “about” as used herein indicates the value of a given quantity that can vary based on a particular technology node associated with the subject semiconductor device. Based on the particular technology node, the term “about” can indicate a value of a given quantity that varies within, for example, 5-30% of the value (e.g., ±5%, ±10%, ±20%, or ±30% of the value).
- The term “vertical,” as used herein, means nominally perpendicular to the surface of a substrate.
- The term “insulating layer”, as used herein, refers to a layer that functions as an electrical insulator (e.g., a liner).
- Embodiments of the present disclosure may be applicable to fin field effect transistors (“finFETs”). The “fins” in finFETs may be patterned by any suitable method. For example, the fins may be patterned using one or more photolithography processes, including double-patterning or multi-patterning processes. Generally, double-patterning or multi-patterning processes combine photolithography and self-aligned processes, allowing patterns to be created that have, for example, pitches smaller than what is otherwise obtainable using a single, direct photolithography process. For example, in one embodiment, a sacrificial layer is formed over a substrate and patterned using a photolithography process. Spacers are formed alongside the patterned sacrificial layer using a self-aligned process. The sacrificial layer is then removed, and the remaining spacers may then be used to pattern the fins.
- A radio frequency (RF) front-end module (FEM) requires integration of multiple RF functions, including for example antenna low noise amplifiers (LNA), power amplifiers (PA), antenna tuning switches, transceivers, as well as digital processing and power management. Each RF FEM component can include a large number of field effect transistors (FETs) that are electrically isolated by shallow trench isolation (STI) structures. In addition to the electrical isolation, the STI structures can provide protection against parasitic coupling that can occur between adjacent FETs during normal device operation.
- However, as the devices are continuously scaled down from one technology generation to the next, capacitive coupling between adjacent FETs can become more prominent. This is because the FETs are packed closer together and the space available for the STI structures, which are disposed between them, can be further reduced. Isolating highly packed FETs from parasitic capacitance coupling can be challenging for operating frequencies in the GHz range. Additionally, as the edge of the STI structures between the FETs comes closer to the channel region of each FET, unintentional compressive stress can be introduced to the channel region, which can be detrimental for the FET's performance (e.g., for the n-type FET's performance). For example, the unintentional compressive stress in the vicinity of the channel region can impact the electron mobility and, therefore, the current output of the NFETs.
- The embodiments described herein are directed to a method that forms STI structures with air-gaps (air-pockets or cavities). The air-gaps, which can be formed along the sidewalls of the STI structures, can serve multiple purposes. In some embodiments, the STI structures with air-gaps can provide both enhanced electrical isolation between the FETs and protection against parasitic capacitance coupling when the device operates in the GHz range. This is because the air-gaps can lower the overall dielectric constant of the STI material (e.g., lower than 3.9). Further, due to the presence of air gaps, the STI structures can mitigate the compressive stress on the channel region of a neighboring FET, even if the edge of the STI structure is close to the channel region (e.g., within about 0.5 μm).
-
FIG. 1 is a flow chart offabrication method 100, according to some embodiments.Fabrication method 100 describes the formation of air-gaps along the sidewall surfaces of STI structures.Fabrication method 100 can be used to form air-gaps either on selective STI structures or on all the STI structures of the substrate (e.g., the wafer). Other, or additional, fabrication operations may be performed between the various operations offabrication method 100. These fabrication operations are omitted merely for clarity. -
Fabrication method 100 begins withoperation 110, where a semiconductor layer is patterned over a substrate to form semiconductor structures.FIGS. 2-5 will be used to describeoperation 110. For example,FIG. 2 is a cross-sectional view ofsemiconductor layer 200 oversubstrate 210. In some embodiments,substrate 210 can be a bulk silicon wafer with adielectric layer 220 formed thereon and atop semiconductor layer 200.Dielectric layer 220 can be an oxide, such as silicon oxide (e.g., buried oxide layer), sapphire, or another suitable dielectric layer on whichsemiconductor layer 200 can be grown, attached, or otherwise formed. By way of example and not limitation,dielectric layer 220 is thicker thansemiconductor layer 200. Further,dielectric layer 220 electrically isolatessemiconductor layer 200 fromsubstrate 210. In some embodiments,semiconductor layer 200 is directly onsilicon substrate 210. In this case,substrate 210 can be a high-resistivity (HR) bulk silicon substrate. In other words, current cannot flow fromsemiconductor layer 200 tosubstrate 210. - According to some embodiments,
semiconductor layer 200 can include (i) silicon, (ii) a compound semiconductor such as gallium arsenide (GaAs), gallium phosphide (GaP), indium phosphide (InP), indium arsenide (InAs), and/or indium antimonide (InSb), (iii) an alloy semiconductor including silicon germanium (SiGe), gallium arsenide phosphide (GaAsP), aluminum indium arsenide (AlInAs), aluminum gallium arsenide (AGaAs), gallium indium arsenide (GaInAs), gallium indium phosphide (GaInP), and/or gallium indium arsenide phosphide (GaInAsP), or (iv) combinations thereof. - For example purposes,
semiconductor layer 200 infabrication method 100 will be described in the context of a top silicon layer of a silicon-on-insulator substrate (e.g., SOI wafer). Based on the disclosure herein, other materials, as discussed above, can be used. These materials are within the spirit and scope of this disclosure. - Referring to
FIG. 3 , a stack including abottom oxide layer 300 and atop nitride layer 310 are deposited oversemiconductor layer 200. By way of example and not limitation,oxide layer 300 can include silicon oxide, andnitride layer 310 can include silicon nitride.Oxide layer 300 can be a capping layer that protects the top surface ofsemiconductor layer 200 during subsequent processing. By way of example and not limitation,nitride layer 310 can function as a stop layer in subsequent operations offabrication method 100. - A
photoresist layer 320 can be deposited overnitride layer 310. A bottom antireflective coating (BARC), which is not shown inFIG. 3 , can be interposed betweenphotoresist layer 320 andnitride layer 310. The BARC layer can suppress light reflections during a subsequent ultra violet (UV) or extreme ultra violet (EUV) light exposure ofphotoresist layer 320 and minimize undesirable generation of standing waves during the exposure process. Standing waves can increase the edge roughness of the resulting patterned photoresist structures. The BARC layer can also form a flat surface, on whichphotoresist layer 320 can be formed, by operating as a filler that fills small imperfections of the top surface ofnitride layer 310. -
Photoresist layer 320 can be patterned so that patternedphotoresist structures 400 are formed overnitride layer 310, as shown inFIG. 4 . Patterning ofphotoresist layer 320 can be accomplished by exposingphotoresist layer 320 to UV or EUV light through a reticle (photomask) and subsequently removing unexposed (or exposed portions) of the photoresist layer. The pitch (e.g., spacing) of patternedphotoresist structures 400 may vary oversubstrate 210 depending on the pattern design. Therefore, high and low density areas of patterned photoresist structures 400 (e.g., patterned photoresist structures with different pitch or spacing) may be formed over different areas ofsubstrate 210. Further, the width of the patternedphotoresist structures 400 can also vary acrosssubstrate 210. - In referring to
FIG. 5 , a dry etch process can removenitride layer 310,oxide layer 300 andsemiconductor layer 200 between patternedphotoresist structures 400 to form semiconductor structures, or semiconductor islands, 500. In other words, patternedphotoresist structures 400 can be used as an etch mask to define the geometrical aspects ofsemiconductor structures 500. For example, the width and the pitch of the patternedphotoresist structures 400 can be used to further define the width and the pitch of the resultingsemiconductor structures 500. In some embodiments, the sidewalls of the resultingsemiconductor structures 500 can have a positive slope, as shown inFIG. 5 . However, this is not limiting, becausesemiconductor structures 500 can be designed to have substantially vertical sidewalls (e.g., between about 86° and about 90°), or sidewalls with a negative slope. The sidewall slope (or sidewall angle) ofsemiconductor structures 500 can be tuned by the dry etch process conditions. Therefore, the dry etch process conditions may be adjusted to achieve the desired slope for the sidewalls ofsemiconductor structures 500. In some embodiments, the dry etch process can include several etch sub-steps with a different etch chemistry for each sub-step. - After
semiconductor structures 500 are formed, patternedphotoresist structures 400 can be removed with a wet clean process (e.g., wet strip). In some embodiments, the height of the formedsemiconductor structures 500 can be up to about 200 nm. However, this is not limiting and other heights for thesemiconductor structures 500 may be considered. -
Semiconductor structures 500 can be silicon structures where n-type or p-type FETs can be formed thereon. For example,semiconductor structures 500 can be doped to form source/drain regions, a channel region, etc. Further, local metal contacts can be formed onsemiconductor structures 500 to electrically connect the terminals of the FETs (e.g., the source/drain and gate terminals) to other components of the chip. - In referring to
FIG. 1 ,fabrication method 100 continues withoperation 120 and the formation of a first liner on each sidewall surface ofsemiconductor structures 500.FIG. 6 is a cross-sectional view ofsemiconductor structures 500 after the formation offirst liner 600 on each sidewall surface ofsemiconductor structure 500, according to the description ofoperation 120. By way of example and not limitation,first liners 600 can be formed by thermal oxidation of the exposed sidewalls surfaces ofsemiconductor structure 500. By way of example and not limitation, thermal oxidation of the sidewall surfaces ofsemiconductor structures 500 can occur in an oxidizing ambient that may include water vapors or molecular oxygen (e.g., wet or dry oxidation). During the thermal oxidation process,first liner 600 can be formed by consuming the silicon from the sidewall surfaces ofsemiconductor structures 500. In other words, a portion offirst liner 600 is grown inwards from the sidewall surface. In some embodiments,first liner 600 includes silicon oxide (e.g., silicon dioxide (SiO2)). By way of example and not limitation, the oxidation process can be performed at a temperature between about 800° C. and about 1200° C. (e.g., between 900° C. and 1100° C.). The thickness of the first liner can range from about 5 nm to about 20 nm. Since the only exposed silicon areas available for oxidation are the sidewall surfaces ofsemiconductor structures 500,first liners 600 will be selectively grown on (or be “self-aligned” to) the sidewall surfaces ofsemiconductor structures 500. -
Fabrication method 100 continues withoperation 130 and the deposition of asecond liner 700 as shown inFIG. 7 .Second liner 700 can be deposited overnitride layer 310,first liner 600 anddielectric layer 220. By way of example and not limitation,second liner 700 can be deposited by chemical vapor deposition (CVD), plasma-enhanced chemical vapor deposition (PECVD), atomic layer deposition (ALD), plasma-enhanced atomic layer deposition (PEALD), or any other suitable conformal deposition method. In some embodiments,second liner 700 has a thickness between about 10 nm and about 50 nm. By way of example and not limitation,second liner 700 andnitride layer 310 can be the same material. In other words,second liner 700 can include silicon nitride. In some embodiments,second liner 700 can be considered a “sacrificial” spacer or a sacrificial layer formed over the sidewalls ofsemiconductor structures 500. For example,second liner 700 can be removed in a subsequent operation offabrication method 100. - In referring to
FIGS. 1 and 8 ,fabrication method 100 continues withoperation 140, where afirst dielectric 800 is deposited betweensemiconductor structures 500 to form isolation structures (e.g., STI structures). In some embodiments,first dielectric 800 is deposited with a high density plasma CVD (HDP-CVD) process that has good gap-fill properties. For example,first dielectric 800 can fill completely the space between semiconductor structures 500 (e.g., without the formation of voids or gaps). InFIG. 9 , a chemical mechanical planarization (CMP) process can polishfirst dielectric 800 until it is coplanar with the top surface of second liner 700 (e.g.,second liner 700 can act as a stop layer for the CMP process). As a result,isolation structures 900 are formed. In some embodiments,isolation structures 900 are STI structures that can electrically isolatesemiconductor structures 500. By way of example and not limitation,isolation structures 900 can includefirst dielectric 800 and portions ofsecond liner 700 that are disposed over the sidewalls ofsemiconductor structures 500 and the top surface ofdielectric layer 220, as shown inFIG. 9 by the dashed closed line. -
Fabrication method 100 ofFIG. 1 continues withoperation 150. Inoperation 150,second liner 700 is removed betweenisolation structures 900 andfirst liner 600 to formrespective openings 1000, as shown inFIG. 10 . In some embodiments, removal ofsecond liner 700 can be achieved with a wet etch process (also referred to as wet chemical strip). By way of example and not limitation, the wet etch process can include hot phosphoric acid (H3PO4) and it can be performed at a temperature of about 160° C. Further, the wet etch chemistry can be selected to have high selectivity towardssecond liner 700 as opposed to exposed oxide material-such asoxide layer 300 andfirst liner 600, which are both silicon-based oxides (e.g., silicon oxide). For example, the wet etch process may exhibit a selectivity ratio forsecond liner 700 andoxide layer 300, orsecond liner 700 andfirst liner 600, of about 100:1. If the selectivity ratio is not high enough, portions ofoxide layer 300 andfirst liner 600 will also be etched during the etch process. - During the wet etch process,
second liner 700 andnitride layer 310 are both removed (e.g., etched) overoxide layer 300. As discussed above, bothsecond liner 700 andnitride layer 310 can include silicon nitride. Hence, the selectivity of the wet etch process towardssecond liner 700 andnitride layer 310 can be the same (e.g., selectivity ratio 1:1). According to some embodiments, the wet etch process can be timed so that a portion ofsecond liner 700 betweenisolation structures 900 anddielectric layer 220 is not removed (e.g., etched). In some embodiments,second liner 700 underdielectric 800 can be equal or narrower than the base ofdielectric 800. In some embodiments,second liner 700 underneath dielectric 800 can be wider that the base ofdielectric 800 and cover the entire exposed surface ofdielectric layer 220. Alternatively,second liner 700 underneath dielectric 800 can be wider that the base ofisolation structures 900 but not cover the entire exposed surface ofdielectric layer 220. In some embodiments, the thickness ofsecond liner 700 over the sidewalls ofsemiconductor structures 500 can be used to control the width ofopenings 1000 and ultimately the size of the air-gaps in the STI structures. - Referring to
FIG. 1 ,fabrication method 100 continues withoperation 160 and the deposition of a second dielectric (e.g., capping dielectric layer) to form an air-gap (e.g., an air-pocket or cavity), between first dielectric 800 andfirst liner 600. For example, an air-gap can be formed when the second dielectric seals the top entrance ofopening 1000. Further,openings 1000 can have an aspect ratio—e.g., a high aspect ratio between about 5:1 to about 20:1—that prevents second dielectric material from fillingopening 1000. According to some embodiments, the combination of the high deposition rate of second dielectric 1120 and the high aspect ratio ofopenings 1000 form air-gaps at the locations ofopenings 1000. In some embodiments, the second dielectric can be deposited by a PECVD process, a physical vapor deposition (PVD), or any other suitable oxide deposition process with appropriate deposition rate. -
FIG. 11 shows the resulting air-gaps (e.g., air-pockets or cavities) 1100 after the deposition ofsecond dielectric 1120. In some embodiments, the first and the second dielectrics (e.g., 800 and 1120, respectively) are the same material, e.g., silicon oxide (SiO2). Further, until opening 1000 is sealed, second dielectric 1120 may or may not reach the bottom ofopening 1000. Therefore, in some embodiments, the resulting air-gaps may or may not extend to the top surface ofdielectric layer 220. Additionally, the size of air-gaps (or air-pockets, or cavities) 1100 can be smaller than the size ofopenings 1000 inoperation 150. This is because second dielectric 1120 may continue to be deposited intoopening 1000 until the top entrance of the opening is capped (e.g., sealed). By way of example and not limitation, the size of air-gaps 1100 may depend, among other things, on (i) the size of openings 1000 (which can be modulated by the thickness ofsecond liner 700 and the height of semiconductor structures 500), (ii) the sidewall slope ofsemiconductor structures 500, and (iii) the deposition process parameters ofsecond dielectric 1120. For example, the deposition process parameters of second dielectric 1120 can modulate the gap-fill properties and the deposition rate of second dielectric 1120 inopenings 1000. In some embodiments, the width of air-gaps 1100 can range from about 10 nm to about 25 nm (e.g., from 10 nm to 25 nm). - In some embodiments, air-gaps (e.g., air-pockets, or cavities) 1100 can be filled with one or more gases that are present during the deposition process of
second dielectric 1120. In other words, air-gaps 1100 may not be filled with atmospheric air. In some embodiments, air-gaps (e.g., air-pockets, or cavities) 1100 can be filled with an inert gas or gases such as nitrogen, helium, and argon. - In some embodiments, a porogen containing material (e.g., carbon-doped silicon dioxide that contains loosely bounded methyl groups) can be used to fill
openings 1000 ofFIG. 10 . The porogen containing material can be cured and converted to a porous low-k material with a k value below 3.6 (e.g., k value of about 3). During the curing process, the porogen is released leaving behind pores in the material. By way of example and not limitation, the curing process may include exposure to UV radiation that has a wavelength between about 150 nm and about 400 nm. Other curing process may be used, including a thermal process. In some embodiments,openings 1000 can be filled directly with a low-k dielectric material, such as carbon-doped silicon dioxide or any other suitable low-k dielectric material with appropriate gap-fill properties. - In some embodiments, a dry etch process, wet etch process, or a combination of a dry and a wet process can be used to remove (e.g., etch)
second dielectric 1120 oversemiconductor structures 500, untiloxide layer 300 is exposed. By way of example and not limitation, a dry etch process can include a fluorocarbon based chemistry (e.g., fluorinated hydrocarbons), such as tetrafluoromethane (CF4), trifluromethance (CHF3), and the like. On the other hand, a wet etch process can include a diluted solution of hydrofluoric acid (HF) with a buffer, such as ammonium fluoride (NH4F), diluted HF (HF/H2O), H3PO4, sulfuric acid with deionized water (H2SO4/H2O), or any combinations thereof. The dry or wet etch process can be for example timed so thatfirst dielectric 800 is not removed during the etch process. For example, the dry or wet etch process can be timed so that it is terminated whenoxide layer 300 is exposed. The aforementioned etch chemistries are exemplary and, therefore, not limiting. Other suitable dry etch or wet etch chemistries may be used. - As a result of the aforementioned dry or wet etch process, isolation structures 1200 (e.g., STI structure 1200) with air-gaps along their sidewalls are formed, as shown in
FIG. 12 . As a result of the etching process, adivot 1210 can be formed on each corner ofisolation structure 1200. In some embodiments, divots (e.g., like divot 1210) can have a depth between about 2 nm and 10 nm. Ifdivots 1210 are not formed, the top surface ofisolation structure 1200 can be substantially flat or lightly convex with round corners. - In some embodiments,
fabrication method 100 introduces air-gaps in isolation structures (e.g., STI structures) by retaining the original size of the isolation structures and the pitch of the semiconductor structures. In other words, no modification to the pitch of the semiconductor structures is required and, subsequently, to the reticles (e.g., photomask) used in the photolithography operations. This means thatfabrication method 100 can be introduced to an existing STI formation process flow without any changes to the photolithography process. - According to some embodiments, it is possible that isolation structures without air-gaps are formed alongside with isolation structures with air-gaps (e.g., like
isolation structures 1200 ofFIG. 12 ) on the same substrate (e.g. wafer). This means that the resulting chip or integrated circuit can include STI structures with and without air-gaps if desired. In other words,fabrication method 100 can be applied on selected isolation structures ofsubstrate 210. Additionally, it is also possible that isolation structures with air-gaps and divots are formed alongside with divot-free isolation structures that have air-gaps. For example,FIG. 13 shows the three types of isolation structures that can be formed on a single substrate. In the example ofFIG. 13 ,isolation structure 1200 A has both air-gaps and divots;isolation structure 1200 B has air-gaps but no divots (e.g., a lightly convex top surface with rounded corners); andisolation structure 1300 can have divots, or be divot-free, without air-gaps. According to some embodiments,isolation structure 1200 A andisolation structure 1200 B are formed using thefabrication method 100 ofFIG. 1 . As a result offabrication method 100, the air-gaps are formed embedded in the isolation structures, along each sidewall ofisolation structures semiconductor structures 500 and overfirst liner 600. By way of example and not limitation, application offabrication method 100 on selective areas ofsubstrate 210 can be achieved with photolithography methods. For example, the isolation structures that will be “air-gap” free, will be masked by a photoresist layer (or a hard mask) duringoperation 130 of fabrication method 100 (e.g., during the deposition ofsecond liner 700 oversemiconductor structures 500 and first liner 600). -
FIG. 14 is a cross-sectional view of isolation structures (e.g., STI structures) 1200 A betweensemiconductor structures 500, wheredevices 1400,metal contacts 1410, and source/drain (S/D)regions 1420 have been formed onsemiconductor structure 500. In some embodiments,devices 1400 are FETs. These FETs can be either NFETs or PFETs, and can be part of an integrated circuit (IC) formed on an SOI substrate (or a bulk, high-resistive semiconductor substrate). Thechannel region 1430 ofFETs 1400 is located insemiconductor structure 500 between the S/D regions 1420 and belowFET 1400. According to some embodiments,isolation structures 1200 A with air-gaps, fabricated withmethod 100 ofFIG. 1 , can provide enhanced electrical isolation and protection from parasitic capacitances (e.g., in the GHz range) of parasitic capacitors that can be formed betweenneighboring devices 1400. Further, due to the presence of air-gaps,isolation structures 1200 A can mitigate the compressive stress that is induced to channelregion 1430 belowFETs 1400, even if the edge ofisolation structure 1200 A is close to channel region 1430 (e.g., within 0.5 μm). -
Fabrication method 100 may not be limited to RF SOI technology or RF SOI applications. For example,fabrication method 100 can be implemented in other complementary metal oxide (CMOS) applications where protection against parasitic capacitances is required. Alternatively,method 100 can be applied to any other semiconductor or non-semiconductor processing that includes shallow trench isolation (STI) structures, or formation thereof. - The embodiments described herein are directed to a fabrication method that can form air-gaps (air-pockets or cavities) in STI structures. In some embodiments, the fabrication method includes a sacrificial nitride layer that can be introduced prior to the deposition of the STI material between the semiconductor structures. The sacrificial nitride layer can be subsequently removed after the deposition of the STI material so that an opening can be formed along the sidewall surfaces of adjacent semiconductor structures. A second deposition of a dielectric material can seal the entrance of the opening and form an air-gap, which is embedded in the STI structure along the sidewalls of the semiconductor structure. The thickness of the sacrificial nitride layer, in combination with the process conditions during the second deposition of the dielectric material, can control in part the size of the embedded air-gaps (air-pockets or cavities) in the resulting STI structure. Further, and on the same substrate, STI structures with and without air-gaps can be formed. In other words, the fabrication method described herein can be applied to selective STI structures on the substrate. Such selectivity can be achieved with photolithography methods. For example, the STI structures that will not form air-gaps can be masked by a photoresist layer, or a hard mask, during the deposition of the sacrificial nitride layer.
- In some embodiments, a structure includes semiconductor islands, which are formed over a substrate, with liners disposed on the sidewalls of the semiconductor islands and an isolation structure disposed between the semiconductor islands. Further, the isolation structure includes one or more air-gaps that are formed along the liners.
- In some embodiments, an integrated circuit includes an insulating layer, a semiconductor layer disposed on the insulating layer and a field effect transistor formed on one or more of the semiconductor islands. The semiconductor layer further includes: semiconductor islands, a liner disposed on each sidewall of the semiconductor islands and an isolation structure between the semiconductor islands. The isolation structure includes an oxide layer with an air-pocket disposed along the liner of each sidewall of the semiconductor islands and a nitride layer disposed between the insulating layer and the oxide layer.
- In some embodiments, a method includes patterning a semiconductor layer over a substrate to form semiconductor islands and oxidizing the sidewall surfaces of the semiconductor islands to form first liners on the sidewall surfaces. Further the method includes depositing a second liner over the first liners and the substrate and depositing a first dielectric layer between the semiconductor islands. The second liner between the first dielectric layer and the first liners is removed to form openings between the first dielectric layer and the first liners and a second dielectric layer is deposited over the first dielectric layer to enclose the openings and form air-gaps between the first dielectric layer and the first liners so that the gaps are positioned along the first liners.
- It is to be appreciated that the Detailed Description section, and not the Abstract of the Disclosure section, is intended to be used to interpret the claims. The Abstract of the Disclosure section may set forth one or more but not all possible embodiments of the present disclosure as contemplated by the inventor(s), and thus, are not intended to limit the subjoined claims in any way.
- The foregoing disclosure outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art will appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art will also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.
Claims (20)
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/014,103 US10522390B1 (en) | 2018-06-21 | 2018-06-21 | Shallow trench isolation for integrated circuits |
CN201811544217.3A CN110634791B (en) | 2018-06-21 | 2018-12-17 | Shallow trench isolation for integrated circuits |
TW108116370A TWI735877B (en) | 2018-06-21 | 2019-05-13 | Integrated circuit, semiconductor structure and the method for fabricating the same |
DE102019116524.5A DE102019116524A1 (en) | 2018-06-21 | 2019-06-18 | TRENCH INSULATION FOR INTEGRATED CIRCUITS |
KR1020190073355A KR102316932B1 (en) | 2018-06-21 | 2019-06-20 | Shallow trench isolation for integrated circuits |
US16/657,446 US11145539B2 (en) | 2018-06-21 | 2019-10-18 | Shallow trench isolation for integrated circuits |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/014,103 US10522390B1 (en) | 2018-06-21 | 2018-06-21 | Shallow trench isolation for integrated circuits |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/657,446 Continuation US11145539B2 (en) | 2018-06-21 | 2019-10-18 | Shallow trench isolation for integrated circuits |
Publications (2)
Publication Number | Publication Date |
---|---|
US20190393078A1 true US20190393078A1 (en) | 2019-12-26 |
US10522390B1 US10522390B1 (en) | 2019-12-31 |
Family
ID=68806002
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/014,103 Active US10522390B1 (en) | 2018-06-21 | 2018-06-21 | Shallow trench isolation for integrated circuits |
US16/657,446 Active US11145539B2 (en) | 2018-06-21 | 2019-10-18 | Shallow trench isolation for integrated circuits |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/657,446 Active US11145539B2 (en) | 2018-06-21 | 2019-10-18 | Shallow trench isolation for integrated circuits |
Country Status (5)
Country | Link |
---|---|
US (2) | US10522390B1 (en) |
KR (1) | KR102316932B1 (en) |
CN (1) | CN110634791B (en) |
DE (1) | DE102019116524A1 (en) |
TW (1) | TWI735877B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20230200238A1 (en) * | 2021-12-17 | 2023-06-22 | Texas Instruments Incorporated | Embedded thermoelectric cooler using thermally anisotropic mesas for power device heat generating source temperature reduction |
Family Cites Families (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20030024215A (en) * | 2001-09-17 | 2003-03-26 | 삼성전자주식회사 | Method of forming trench isolation in SOI wafer |
US6791155B1 (en) | 2002-09-20 | 2004-09-14 | Integrated Device Technology, Inc. | Stress-relieved shallow trench isolation (STI) structure and method for forming the same |
KR100485171B1 (en) * | 2002-12-17 | 2005-04-22 | 동부아남반도체 주식회사 | Shallow trench isolation in semiconductor device and formation method of the same |
KR100478270B1 (en) * | 2003-02-04 | 2005-03-23 | 동부아남반도체 주식회사 | Shallow trench isolation layer with an air gap and method for manufacturing thereof |
US20050167777A1 (en) * | 2004-01-30 | 2005-08-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Microelectronic device with active layer bumper |
KR100568259B1 (en) * | 2004-12-14 | 2006-04-07 | 삼성전자주식회사 | Trench isolation type semiconductor device and fabrication method for the same |
JP2006173491A (en) * | 2004-12-17 | 2006-06-29 | Fujitsu Ltd | Semiconductor device and manufacturing method therefor |
US7772672B2 (en) * | 2005-09-01 | 2010-08-10 | Micron Technology, Inc. | Semiconductor constructions |
KR100809323B1 (en) * | 2006-01-31 | 2008-03-05 | 삼성전자주식회사 | Image sensor with improved sensitivity and decreased crosstalk and fabrication method thereof |
US7452784B2 (en) * | 2006-05-25 | 2008-11-18 | International Business Machines Corporation | Formation of improved SOI substrates using bulk semiconductor wafers |
US7358145B2 (en) * | 2006-06-15 | 2008-04-15 | Macronix International Co., Ltd. | Method of fabricating shallow trench isolation structure |
JP2010283256A (en) * | 2009-06-08 | 2010-12-16 | Toshiba Corp | Method of manufacturing semiconductor device and nand type flash memory |
US9245805B2 (en) | 2009-09-24 | 2016-01-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Germanium FinFETs with metal gates and stressors |
US8962400B2 (en) | 2011-07-07 | 2015-02-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | In-situ doping of arsenic for source and drain epitaxy |
US9236267B2 (en) | 2012-02-09 | 2016-01-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cut-mask patterning process for fin-like field effect transistor (FinFET) device |
US9269609B2 (en) * | 2012-06-01 | 2016-02-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor isolation structure with air gaps in deep trenches |
US9000555B2 (en) * | 2012-08-21 | 2015-04-07 | Stmicroelectronics, Inc. | Electronic device including shallow trench isolation (STI) regions with bottom nitride liner and upper oxide liner and related methods |
US9159824B2 (en) | 2013-02-27 | 2015-10-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFETs with strained well regions |
US9093514B2 (en) | 2013-03-06 | 2015-07-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Strained and uniform doping technique for FINFETs |
KR102057340B1 (en) * | 2013-03-29 | 2019-12-19 | 매그나칩 반도체 유한회사 | Semiconductor device and manufactruing method thereof |
CN104124195B (en) * | 2013-04-28 | 2016-12-28 | 中芯国际集成电路制造(上海)有限公司 | The forming method of groove isolation construction |
US9136106B2 (en) | 2013-12-19 | 2015-09-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for integrated circuit patterning |
US9608116B2 (en) | 2014-06-27 | 2017-03-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | FINFETs with wrap-around silicide and method forming the same |
JP6097269B2 (en) * | 2014-12-10 | 2017-03-15 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
US9502499B2 (en) * | 2015-02-13 | 2016-11-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device structure having multi-layered isolation trench structures |
US9711390B2 (en) * | 2015-05-21 | 2017-07-18 | Sandisk Technologies Llc | Shallow trench isolation trenches and methods for NAND memory |
US9418897B1 (en) | 2015-06-15 | 2016-08-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wrap around silicide for FinFETs |
US9524973B1 (en) * | 2015-06-30 | 2016-12-20 | Sandisk Technologies Llc | Shallow trench air gaps and their formation |
US9520482B1 (en) | 2015-11-13 | 2016-12-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of cutting metal gate |
US9812363B1 (en) | 2016-11-29 | 2017-11-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFET device and method of forming same |
US10535517B2 (en) * | 2018-03-23 | 2020-01-14 | International Business Machines Corporation | Gate stack designs for analog and logic devices in dual channel Si/SiGe CMOS |
-
2018
- 2018-06-21 US US16/014,103 patent/US10522390B1/en active Active
- 2018-12-17 CN CN201811544217.3A patent/CN110634791B/en active Active
-
2019
- 2019-05-13 TW TW108116370A patent/TWI735877B/en active
- 2019-06-18 DE DE102019116524.5A patent/DE102019116524A1/en active Pending
- 2019-06-20 KR KR1020190073355A patent/KR102316932B1/en active IP Right Grant
- 2019-10-18 US US16/657,446 patent/US11145539B2/en active Active
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20230200238A1 (en) * | 2021-12-17 | 2023-06-22 | Texas Instruments Incorporated | Embedded thermoelectric cooler using thermally anisotropic mesas for power device heat generating source temperature reduction |
Also Published As
Publication number | Publication date |
---|---|
CN110634791B (en) | 2022-04-19 |
DE102019116524A1 (en) | 2019-12-24 |
TW202002284A (en) | 2020-01-01 |
KR20190143820A (en) | 2019-12-31 |
US11145539B2 (en) | 2021-10-12 |
TWI735877B (en) | 2021-08-11 |
CN110634791A (en) | 2019-12-31 |
US20200051851A1 (en) | 2020-02-13 |
KR102316932B1 (en) | 2021-10-26 |
US10522390B1 (en) | 2019-12-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11735662B2 (en) | Semiconductor device and manufacturing method thereof | |
US11043593B2 (en) | Semiconductor device and manufacturing method thereof | |
US20180350926A1 (en) | FinFET and Method of Forming Same | |
US10157919B2 (en) | Device for a FinFET | |
US8461015B2 (en) | STI structure and method of forming bottom void in same | |
US10665691B2 (en) | Semiconductor structure | |
KR101946765B1 (en) | Semiconductor device and manufacturing method thereof | |
KR20170028816A (en) | Semiconductor device and manufacturing method thereof | |
US10629497B2 (en) | FinFET device structure and method for enlarging gap-fill window | |
US20180130802A1 (en) | Fin field effect transistor (finfet) device structure | |
US10483269B2 (en) | EEPROM device | |
CN111933689A (en) | Semiconductor structure and manufacturing method thereof | |
US11942373B2 (en) | Fin isolation structure for FinFET and method of forming the same | |
KR20200012005A (en) | Method of removing an etch mask | |
US11145539B2 (en) | Shallow trench isolation for integrated circuits | |
US11264456B2 (en) | Isolation regions for reduced junction leakage | |
US10923577B2 (en) | Cavity structures under shallow trench isolation regions | |
US20170076976A1 (en) | Isolation structure and method for fabricating the same | |
US10510619B2 (en) | Semiconductor structure and method for manufacturing the same | |
CN106356303B (en) | Semiconductor device, manufacturing method thereof and electronic device | |
US20090045483A1 (en) | Semiconductor devices having trench isolation regions and methods of manufacturing semiconductor devices having trench isolation regions | |
US11393718B2 (en) | Semiconductor structure and method for forming the same | |
US11569121B2 (en) | Methods for forming semiconductor devices | |
TW202410459A (en) | Semiconductor devices and methods for making the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SINGH, GULBAUGH;CHEN, HSIN-CHI;CHUANG, KUN-TSANG;SIGNING DATES FROM 20180608 TO 20180611;REEL/FRAME:056819/0232 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |