US20190311991A1 - Semiconductor device with embedded semiconductor die and substrate-to-substrate interconnects - Google Patents
Semiconductor device with embedded semiconductor die and substrate-to-substrate interconnects Download PDFInfo
- Publication number
- US20190311991A1 US20190311991A1 US16/418,079 US201916418079A US2019311991A1 US 20190311991 A1 US20190311991 A1 US 20190311991A1 US 201916418079 A US201916418079 A US 201916418079A US 2019311991 A1 US2019311991 A1 US 2019311991A1
- Authority
- US
- United States
- Prior art keywords
- substrate
- conductive
- conductive bump
- mold material
- bumps
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 182
- 239000004065 semiconductor Substances 0.000 title claims abstract description 125
- 239000000463 material Substances 0.000 claims abstract description 38
- 238000000034 method Methods 0.000 claims description 97
- 229910000679 solder Inorganic materials 0.000 claims description 56
- 238000004519 manufacturing process Methods 0.000 claims description 19
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 14
- 229910052802 copper Inorganic materials 0.000 claims description 14
- 239000010949 copper Substances 0.000 claims description 14
- 238000000227 grinding Methods 0.000 description 13
- 238000000465 moulding Methods 0.000 description 13
- 229910052782 aluminium Inorganic materials 0.000 description 9
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 9
- 238000005553 drilling Methods 0.000 description 8
- 230000003014 reinforcing effect Effects 0.000 description 8
- 230000008707 rearrangement Effects 0.000 description 7
- 239000004020 conductor Substances 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 238000013459 approach Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/486—Via connections through the substrate with or without pins
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5384—Conductive vias through the substrate with or without pins, e.g. buried coaxial conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5385—Assembly of a plurality of insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5386—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
- H01L2225/1023—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the support being an insulating substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1076—Shape of the containers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
- H01L2924/15321—Connection portion the connection portion being formed on the die mounting surface of the substrate being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
- H01L2924/1533—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate
- H01L2924/15331—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate being a ball array, e.g. BGA
Definitions
- Certain example embodiments of the disclosure relate to semiconductor chip packaging. More specifically, certain example embodiments of the disclosure relate to a semiconductor device with embedded semiconductor die and substrate-to-substrate interconnects.
- a mold member may be utilized on top, bottom, or both sides to stiffen the structure, although this may excessively thicken the structure.
- a semiconductor device with embedded semiconductor die and substrate-to-substrate interconnects substantially as shown in and/or described in connection with at least one of the figures, as set forth more completely in the claims.
- FIGS. 1A to 1C are process flows illustrating a process of manufacturing a semiconductor package, in accordance with an embodiment of the present disclosure.
- FIGS. 2A to 2E are process flows illustrating a process of manufacturing a semiconductor package, in accordance with another embodiment of the present disclosure.
- FIGS. 3A to 3F are process flows illustrating a process of manufacturing a semiconductor package, in accordance with another embodiment of the present disclosure.
- FIGS. 4A to 4F are process flows illustrating a process of manufacturing a semiconductor package, in accordance with another embodiment of the present disclosure.
- FIGS. 5A to 5G are process flows illustrating a process of manufacturing a semiconductor package, in accordance with another embodiment of the present disclosure.
- FIGS. 6A to 6G are process flows illustrating a process of manufacturing a semiconductor package, in accordance with another embodiment of the present disclosure.
- FIGS. 7A to 7H are process flows illustrating a process of manufacturing a semiconductor package, in accordance with another embodiment of the present disclosure.
- FIGS. 8A to 8E are process flows illustrating a process of manufacturing a semiconductor package, in accordance with another embodiment of the present disclosure.
- FIGS. 9A to 9E are process flows illustrating a process of manufacturing a semiconductor package, in accordance with another embodiment of the present disclosure.
- Example aspects of the disclosure may be found in a semiconductor device having an embedded semiconductor die and substrate-to-substrate interconnects.
- Example aspects of the disclosure may comprise a substrate having a top surface and a bottom surface, a semiconductor die bonded to the top surface of the substrate, a first conductive bump on the top surface of the substrate, and a first mold material encapsulating the semiconductor die, at least a portion of the first conductive bump, and at least a portion of the top surface of the substrate.
- the substrate may also have a second conductive bump on the first conductive bump, and an extended substrate coupled to the substrate utilizing the first and second conductive bumps.
- a second mold material may encapsulate at least a portion of the second conductive bump and at least a portion of a top surface of the first mold material.
- a third conductive bump may be formed on the bottom surface of the substrate.
- the extended substrate may comprise a fourth conductive bump coupled to the second conductive bump.
- a top surface of the first conductive bump may be coplanar with a top surface of the first mold material.
- a top surface of the first conductive bump may be below a top surface of the first mold material.
- the first conductive bump may comprises a copper pillar and the second conductive bump may comprise a solder ball.
- the extended substrate may comprise an interposer.
- FIGS. 1A to 1C are process flows illustrating a process of manufacturing a semiconductor package, in accordance with an embodiment of the present disclosure.
- a substrate may be prepared.
- a semiconductor die 106 and a plurality of top conductive bumps 108 encapsulated by a top mold member 110 may be formed on the top of a substrate 102
- a plurality of bottom conductive bumps 114 molded by a bottom mold member 116 may be formed on the bottom of the substrate 102 .
- a semiconductor die 106 may be attached through a bump member 104 at a target position on the top of the substrate 102 .
- the bump member 104 may comprise solder balls, for example (not shown as individual solder balls for figure clarity), and a plurality of the top conductive bumps 108 may be formed at various positions on the substrate 102 .
- the top mold member 110 may be formed on the top of the substrate 102 , which may mold (or bury) the semiconductor die 106 completely and expose the upper surfaces of top conductive bumps 108 selectively through openings 112 .
- the top and bottom conductive bumps 108 and 114 may comprise one or more of solder, solder balls, and conductive pillars (e.g., copper posts, aluminum posts, etc.), and the upper surface exposure of the top conductive bumps 108 may be realized by removing some of the top mold member 110 selectively using, for example, a laser drilling process.
- each upper surface of a plurality of the top conductive bumps 108 may be exposed through each opening 112 , although the disclosure is not limited thereto.
- Each top conductive bump 108 may also have a structure without the exposure of its upper surface if necessary.
- a plurality of the bottom conductive bumps 114 may be formed at various positions on the bottom of the substrate 102 corresponding to positions desired for electrical interconnects, and these bottom conductive bumps 114 may be completely molded (or buried) by the thick bottom mold member 116 .
- bottom mold member 116 by performing a back grinding process for the bottom mold member 116 , some upper parts of the bottom mold member 116 and a plurality of the bottom conductive bumps 114 , as illustrated in FIG. 1B , may be removed and leveled.
- a grinding process of the entire surface of the bottom mold member 116 formed on the bottom of the substrate 102 may be performed so that the bottom surface of each bottom conductive bump 114 may be exposed.
- reinforcing bumps 118 may arranged on the bottom conductive bumps 114 whose lower surfaces are exposed, and attached through a bonding (or attaching) process such as reflow.
- the reinforcing bumps 118 may be bumps (or solder balls) for mounting (or attaching) a semiconductor package to a board (not shown).
- the semiconductor package manufactured according to the example embodiment of the present disclosure may have a structure including the substrate 102 , the semiconductor die 106 formed on the substrate 102 , a plurality of the top conductive bumps 108 , the top mold member 110 molding the semiconductor die 106 and a plurality of the top conductive bumps 108 , and a plurality of the bottom conductive bumps 114 formed on the bottom of the substrate 102 with their parts partially molded by the bottom mold member 116 in their extended directions.
- FIGS. 2A to 2E are process flows illustrating a process of manufacturing a semiconductor package, in accordance with another embodiment of the present disclosure.
- a substrate 202 is shown.
- a semiconductor die 206 and a plurality of top conductive bumps 208 molded by a top mold member 210 may be formed on the top of the substrate 202
- a plurality of bottom conductive bumps 214 molded by a bottom mold member 216 may be formed on the bottom of the substrate 202 .
- the semiconductor die 206 may be attached at a target position predetermined on the top of the substrate 202 through a bump member 204 which may comprise solder balls (not shown), for example, and a plurality of the top conductive bumps 208 may be formed at given positions on the substrate 202 .
- the top mold member 210 which molds (or buries) the semiconductor die 206 and a plurality of the top conductive bumps 208 , may be formed on the top of the substrate 202 .
- the semiconductor die 206 and the conductive bumps 208 may be fully encapsulated by the mold member 210 , although the disclosure is not so limited.
- the top and bottom conductive bumps 208 and 214 may comprise solder, solder balls, and conductive pillars (e.g., copper posts, aluminum posts, etc.), for example.
- a plurality of the bottom conductive bumps 214 may be formed at desired positions on the bottom of the substrate 202 , and these bottom conductive bumps 214 may be completely molded (or buried) by the thick bottom mold member 216 .
- each bottom conductive bump 214 may be exposed.
- each top conductive bump 208 may be exposed. That is, the upper surface of each top conductive bump 208 may be exposed through each opening 218 .
- an extended substrate 222 may be prepared, which may comprise a plurality of bottom bumps 220 related to rearrangement of input/output (I/O) connections (not shown) for the semiconductor die 206 .
- the extended substrate 222 After arranging each bottom bump 220 of the extended substrate 222 and its corresponding upper surface of a respective top conductive bump 208 on the substrate 202 to be in contact with each other, and by performing a bonding (or attaching) process, the extended substrate 222 , as illustrated in FIG. 2D , may be adhered to the top of the substrate 202 .
- the extended substrate 222 may comprise, for example, an interposer, and a plurality of the bottom bumps 220 formed on the bottom of the extended substrate 222 may comprise solder balls or conductive pillars (copper posts, aluminum posts, etc.), for example.
- Reinforcing bumps 224 may be arranged on the bottom conductive bumps 214 , each of which comprising a respective bottom surface that may be exposed, and then attached to each bottom conductive bump 214 through a bonding (or attaching) process such as reflow.
- the reinforcing bumps 224 may comprise bumps (or solder balls) for mounting (or attaching) a semiconductor package to a board (not shown).
- the semiconductor package manufactured according to an embodiment of the present disclosure may have a structure comprising the substrate 202 , the semiconductor die 206 formed on the substrate 202 , a plurality of the top conductive bumps 208 , the top mold member 210 molding the semiconductor die 206 with the upper surfaces of a plurality of the top conductive bumps 208 exposed, the extended substrate 222 adhering to the substrate 202 with a plurality of the bottom bumps 220 and their corresponding top conductive bump 208 being touched, and a plurality of the bottom conductive bumps 214 formed on the bottom of the substrate 202 and partially encapsulated by the bottom mold member 216 in their extended directions.
- FIGS. 3A to 3F are process flows illustrating a process of manufacturing a semiconductor package, in accordance with another embodiment of the present disclosure.
- a substrate 302 is shown.
- a semiconductor die 306 molded by a first top mold member 310 and a plurality of first top conductive bumps 308 may be formed on the top of the substrate 302
- a plurality of bottom conductive bumps 314 molded by a bottom mold member 316 may be formed on the bottom of the substrate 302 .
- the semiconductor die 306 may be attached at a target position predetermined on the top of the substrate 302 through a bump member 304 , which may comprise solder balls (not shown), for example, and a plurality of the first top conductive bumps 308 may be formed on the desired positions of the substrate 302 .
- the first top mold member 310 may be formed thereby encapsulating the semiconductor die 306 and a plurality of the first top conductive bumps 308 .
- the top and bottom conductive bumps 308 and 314 may comprise solder, solder balls, and/or conductive pillars (e.g., copper posts, aluminum posts, etc.), for example.
- a plurality of the bottom conductive bumps 314 may be formed at desired positions on the bottom of the substrate 302 , and the bottom conductive bumps 314 may be completely molded (or buried) by the thick bottom mold member 316 .
- a back grinding process may then be performed on the bottom mold member 316 such that a portion of the bottom mold member 316 and the bottom conductive bumps 314 , may be removed and leveled, so that the lower surface of each bottom conductive bump 314 (i.e., the surface away from the substrate 302 ) is exposed, as illustrated in FIG. 3B .
- a selective removal process for the top mold member 310 may then be performed by removing a portion of the first top mold member 310 using, for example, laser drilling, such that the upper surface of the top conductive bumps 308 , is exposed, as illustrated in FIG. 3C . That is, the upper surface of each first top conductive bump 308 may be exposed through each opening 318 .
- Second top conductive bumps 320 may be arranged and attached to the first top conductive bumps 308 whose upper surfaces may be exposed through each opening 318 , and a second top mold member 322 exposing each upper surface of the second top conductive bumps 320 through each opening 324 may be formed on the first top mold member 310 .
- a selective removal process for example, a laser drilling process, etc.
- An extended substrate 328 may then be prepared, which may comprise a plurality of bottom bumps 326 related to rearrangement of I/O connections (not shown) for the semiconductor die 306 .
- the extended substrate 328 may be adhered to the top of the substrate, as illustrated in FIG. 3E .
- the extended substrate 328 may comprise an interposer, for example, and a plurality of the bottom bumps 326 formed on the bottom of the extended substrate 328 may comprise solder balls or conductive pillars (copper posts, aluminum posts, etc.), for example.
- each reinforcing bump 330 may be attached to a respective bottom conductive bump 314 through a bonding (or attaching) process, such as reflow, for example.
- the reinforcing bumps 330 may comprise bumps (or solder balls) for mounting (attaching) a semiconductor package to a board (not shown).
- the semiconductor package manufactured according to an embodiment of the present disclosure may comprise a structure including the substrate 302 , the semiconductor die 306 formed on the substrate 302 , the first top conductive bumps 308 , the first top mold member 310 encapsulating the semiconductor die 306 with the upper surfaces of a plurality of the first top conductive bumps 308 exposed, the second top conductive bumps 320 attached to a plurality of the first top conductive bumps 308 , the second top mold member 322 encapsulating the second top conductive bumps 320 with their upper surfaces being exposed, the extended substrate 328 attached to the substrate 302 with a plurality of the bottom bumps 326 in contact with their corresponding second top conductive bump 320 , and a plurality of the bottom conductive bumps 314 formed on the bottom of the substrate 302 partially encapsulated by the bottom mold member 316 in their extended directions.
- FIGS. 4A to 4F are process flows illustrating a process of manufacturing a semiconductor package, in accordance with another embodiment of the present disclosure.
- a semiconductor die 406 may be attached through bump member 404 , which may comprise solder balls (not shown), for example, at a target position on the top of substrate 402 .
- a plurality of conductive members 408 may be formed at desired positions on the substrate 402 through a bonding process, such as reflow, for example.
- the conductive members 408 may comprise one or more of: solder, solder balls, conductive pillars, and conductive wires.
- the semiconductor die 406 and a conductive members 408 may be encapsulated (or buried) by mold member 410 , as illustrated in FIG. 4C , formed in a molding process.
- a top grinding process may be performed on the surface of the mold member 410 formed on the top of the substrate 402 with the semiconductor die 406 and conductive members 408 encapsulated (or buried), such that a portion of the mold member 410 , the semiconductor die 406 , and conductive members 408 , as illustrated in FIG. 4D , may be removed and leveled. Accordingly, the surface of the semiconductor die 406 and the upper surface of each conductive member 408 may then be exposed.
- an extended substrate 414 may be prepared, which may comprise a plurality of bottom bumps 412 related to rearrangement of I/O (not shown).
- the extended substrate 414 may be adhered to the top of the substrate 402 by bonding the bottom bumps 412 to the corresponding upper surface of the conductive members 408 on the substrate 402 .
- the extended substrate 414 may comprise, for example, an interposer, and the bottom conductive bumps 412 formed on the bottom of the extended substrate 414 may comprise one or more of: solder balls or conductive pillars (e.g., copper posts, aluminum posts, etc.).
- a plurality of bumps 416 are formed at given positions on the bottom of the substrate 402 through a bonding (or attaching) process such as reflow.
- the bumps 416 may be solder balls for mounting (or attaching) a semiconductor package to a board (not shown).
- the semiconductor package manufactured according to an embodiment of the present disclosure may comprise a structure including the substrate 402 , the semiconductor die 406 , conductive members 408 , top mold member 410 , bottom bumps 412 , and the extended substrate 414 .
- the semiconductor die 406 may be attached to the substrate 402 , which may be encapsulated by the top mold member 410 .
- a portion of the top mold member 410 and the conductive members 408 may be removed through a grinding process such that the upper surface of the semiconductor die 406 and each upper surface of the conductive members 408 may be exposed.
- the extended substrate 414 may be adhered to the top of the substrate 402 with a the bottom bumps 412 and their corresponding upper surface of each conductive member 408 in contact.
- FIGS. 5A to 5G are process flows illustrating a process of manufacturing a semiconductor package, in accordance with another embodiment of the present disclosure.
- a semiconductor die 506 may be attached through a bump member 504 , which may comprise solder balls, for example, (not shown) at a target position predetermined on the top of a substrate 502 .
- First conductive members 508 may be formed at desired positions on the substrate 502 , as illustrated in FIG. 5B , through a bonding process such as reflow, for example.
- the first conductive members 508 may comprise one or more of solder, solder balls, conductive pillars, and conductive wires, for example.
- the semiconductor die 506 and first conductive members 508 may be encapsulated (or buried) by a first mold member 510 , as illustrated in FIG. 5C , through a molding process.
- a grinding process may be performed on the surface of the first mold member 510 formed on the top of the substrate 502 with the semiconductor die 506 and the first conductive members 508 such that a portion of the first mold member 510 , the semiconductor die 506 , and a plurality of the first conductive members 508 , as illustrated in FIG. 5D , may be removed and leveled, thereby exposing the upper surface of the semiconductor die 506 and the upper surface of first conductive members 508 .
- the molding process may completely encapsulate the semiconductor die 506 and the conductive members 508 , but the disclosure is not so limited. Accordingly, the mold process need not extend above the semiconductor die 506 and the conductive members 508 , but be thick enough to be thinned down through the grinding process.
- Second conductive members 512 may be bonded, attached, and/or affixed to exposed surfaces of the first conductive members 508 .
- a second mold member 514 may be formed on the top of the first mold member 510 with openings 516 that expose each upper surface of the second conductive members 512 .
- the second conductive members may be exposed by selectively removing portions of the second mold member 514 using, for example, a laser drilling process, etc, to expose each upper surface of the second conductive members 512 through each opening 516 , as illustrated in FIG. 5E .
- An extended substrate 520 may then be prepared, which may comprise a plurality of bottom bumps 518 related to rearrangement of I/O connections or circuitry (not shown) for the semiconductor die 506 .
- the bottom bumps 518 of the extended substrate 520 and the upper surfaces of the second conductive members 512 on their corresponding substrate 502 may be placed in contact, and then, by performing a bonding (or attaching) process, the extended substrate 520 , as illustrated in FIG. 5F , may be adhered to the top of the substrate 502 .
- the extended substrate 520 may comprise an interposer, for example, and a plurality of the bottom bumps 518 formed on the bottom of the extended substrate 520 may comprise one or more of solder balls or conductive pillars (e.g., copper posts, aluminum posts, etc.), for example.
- solder balls or conductive pillars e.g., copper posts, aluminum posts, etc.
- a plurality of bumps 522 may be formed at desired positions on the bottom of the substrate 502 , as illustrated in FIG. 5G , utilizing a bonding (or attaching) process, such as reflow, for example.
- the bumps 522 may comprise solder balls, for example, for mounting (or attaching) a semiconductor package to a board (not shown).
- the semiconductor package manufactured according to an example embodiment of the present disclosure may comprise a structure including the substrate 502 , the semiconductor die 506 , and first conductive members 508 attached to the substrate 502 .
- the semiconductor die 506 and first conductive members 508 may be encapsulated by the first mold member 510 , a top portion of which may be removed and leveled utilizing a grinding process, thereby exposing the upper surface of the semiconductor die 506 and each upper surface of the first conductive members 508 .
- the package may also comprise second conductive members 512 attached to the first conductive members 508 , the second mold member 514 with the upper surfaces of a plurality of the second conductive members 512 being exposed, and the extended substrate 520 adhered to the top of the substrate 502 with a plurality of the bottom bumps 518 and their corresponding upper surface of each second conductive member 512 in contact.
- a semiconductor die 606 may be attached through a bump member 604 , which may comprise solder balls, for example (not shown as individual solder balls for figure clarity) at desired positions on the top of substrate 602 .
- Conductive members 608 may be placed at target positions on the substrate 602 and bonded utilizing a reflow process, for example, as illustrated in FIG. 6B .
- the conductive members 608 may comprise one or more of solder, solder balls, conductive pillars, and conductive wires, for example.
- the semiconductor die 606 and conductive members 608 may be encapsulated by mold member 610 , as illustrated in FIG. 6C , utilizing a molding process.
- a top grinding process may then be performed on the surface of the mold member 610 thereby reducing the thickness of the mold member 61 , as illustrated in FIG. 6D .
- a selective removal process using laser drilling may remove a portion of the top mold member 610 to expose the upper surface of each conductive member 608 , as illustrated in FIG. 6E . Accordingly, the upper surface of each conductive member 608 may be exposed through each opening 612 .
- An extended substrate 616 may be prepared with a plurality of bottom bumps 614 related to rearrangement of I/O circuitry (not shown). Each bottom bump 614 of the extended substrate 616 and the upper surface of each conductive member 608 on its corresponding substrate 602 may be arranged to be in physical contact, and then through a bonding (attaching) process, the extended substrate 616 may be attached to the top of the substrate 602 , as illustrated in FIG. 6F .
- the extended substrate 616 may comprise an interposer, for example, and a plurality of the bottom bumps 614 formed on the bottom of the extended substrate 616 may comprise one or more of solder balls and/or conductive pillars (e.g., copper posts, aluminum posts, etc.), for example.
- a plurality of solder balls may be arranged at target positions on the bottom of the substrate 602 , thereby forming a plurality of bumps 618 on the bottom of the substrate 602 , as illustrated in FIG. 6G , through a bonding (or attaching) process, such as reflow, for example.
- the bumps 618 may comprise solder balls, for example, for mounting (or attaching) a semiconductor package to a board (not shown).
- the semiconductor package manufactured according to another example embodiment of the present disclosure may comprise a structure including the substrate 602 , the semiconductor die 606 formed on the substrate 602 , a plurality of the conductive members 608 , the mold member 610 molding the semiconductor die 606 with the upper surfaces of a plurality of the conductive members 608 being exposed, and the extended substrate 616 adhering to the substrate 602 with a plurality of the bottom conductive bumps 614 and the upper surfaces of their corresponding conductive members 608 being in contact.
- FIGS. 7A to 7H are process flows illustrating a process of manufacturing a semiconductor package, in accordance with another embodiment of the present disclosure.
- a semiconductor die 706 may be attached utilizing a bump member 704 , which comprises solder balls, for example, (not shown as discrete bumps for figure clarity) at a target position on the top of a substrate 702 .
- a bump member 704 which comprises solder balls, for example, (not shown as discrete bumps for figure clarity) at a target position on the top of a substrate 702 .
- a plurality of first conductive members 708 may be placed at target positions on the substrate 702 , as illustrated in FIG. 7B , and bonded through a bonding process such as reflow, for example.
- the first conductive members 708 may be one or more of solder, solder balls, conductive pillars, and conductive wires, for example.
- the semiconductor die 706 and a plurality of the first conductive members 708 may then be encapsulated, as illustrated in FIG. 7C , by a first mold member 710 through a molding process.
- a top grinding process may then be performed on the top surface of the first mold member 710 such that a portion of the first mold member 710 may be thinned, as illustrated in FIG. 7D .
- a selective removal process performed on the first mold member 710 may remove a portion of the first mold member 710 , using laser drilling, for example, such that the upper surface of each first conductive member 708 , may be exposed, as illustrated in FIG. 7E .
- the upper surface of each first conductive member 708 may therefore be exposed through each opening 712 .
- Second conductive members 714 may be placed and attached on each first conductive member 708 , the upper surface of which is exposed. The second conductive members may then be encapsulated in a second molding process, resulting in second mold member 716 .
- a grinding process may be performed on the second mold member 716 which encapsulates (or buries) the second conductive members 714 , as illustrated in FIG. 7G , thinning the second mold member to expose the upper surface of each second conductive member 714 .
- a selective removal process such as an etching process, for example, may be utilized to form trenches in the thinned second mold member 716 , which may then be filled with metal to form traces 718 with desired patterns, as illustrated in FIG. 7H , on the second mold member 716 .
- a plurality of solder balls may be arranged and bonded at target positions on the bottom of the substrate 702 , and bumps may be formed through a bonding (attaching) process, such as reflow, for example.
- the bumps may be solder balls for mounting (attaching) a semiconductor package to a board (not shown).
- the semiconductor package manufactured according to an example embodiment of the present disclosure may have a structure comprising the substrate 702 , the semiconductor die 706 and a plurality of the first conductive members 708 formed on the substrate 702 , the first mold member 710 with the upper surfaces of a plurality of the first conductive members 708 being exposed, a plurality of the second conductive members 714 which are attached to the upper surfaces of the first conductive members 708 , which are in turn encapsulated by the second mold member 716 .
- a top portion of the mold member 716 may be removed and leveled with the first mold member 710 through a grinding process, the second mold member 716 encapsulating a the second conductive members 714 with their upper surfaces being exposed, and traces 718 formed with a desired pattern on the second mold member 716 .
- FIGS. 8A to 8E are process flows illustrating a process of manufacturing a semiconductor package, in accordance with another embodiment of the present disclosure.
- a plurality of conductive pillars 804 may be formed at desired positions on a substrate 802 .
- the conductive pillars 804 may comprise copper posts 804 A and solder balls 804 B attached to the top of the copper posts 804 A, for example.
- a semiconductor die 808 may be bonded to the substrate 802 utilizing an attaching process with bump member 806 which may comprise solder balls, for example, (not shown as discrete bumps for figure clarity) with the resulting structure illustrated in FIG. 8B .
- bump member 806 may comprise solder balls, for example, (not shown as discrete bumps for figure clarity) with the resulting structure illustrated in FIG. 8B .
- a molding process may then be performed using a film-type mold member; for example, by pressurizing and attaching the film-type mold member to the entire surface of the substrate 802 , to form a mold member 810 , as illustrated in FIG. 8C .
- the mold member 810 may encapsulate the semiconductor die 808 while exposing the solder balls 804 B which may comprise the upper surfaces of the conductive pillars 804 .
- An extended substrate 812 may be prepared, with a plurality of conductive pads (not shown) related to rearrangement of I/O (not shown). Each conductive pad of the extended substrate 812 and the upper surface of each solder ball 804 B on its corresponding substrate 802 may be placed in contact, and then, by performing a bonding (or attaching) process, the extended substrate 812 , as illustrated in FIG. 8D , may be attached to the top of the substrate 802 .
- the extended substrate 812 may comprise, an interposer, for example.
- a plurality of solder balls may then arranged at target positions on the bottom of the substrate 802 and a plurality of bumps 814 may be formed at given positions on the bottom of the substrate 802 through a bonding (or attaching) process such as reflow, as illustrated in FIG. 8C .
- the bumps 814 may comprise solder balls, for example, for mounting (or attaching) a semiconductor package to a board (not shown).
- the semiconductor package manufactured according to another embodiment of the present disclosure may have a structure comprising the substrate 802 , the semiconductor die 808 and conductive pillars 804 formed on the substrate 802 .
- the film-type mold member 810 may encapsulate the semiconductor die 808 completely with the upper surfaces of a plurality of the conductive pillars 804 being exposed, and the extended substrate 812 adhered to the substrate 802 with a plurality of the conductive pads in contact with the upper surfaces of their corresponding conductive pillars 804 .
- FIGS. 9A to 9E are process flows illustrating a process of manufacturing a semiconductor package, in accordance with another embodiment of the present disclosure.
- a plurality of conductive pillars 904 may be formed at target positions on a substrate 902 .
- the conductive pillars 904 may be formed by applying a sacrificial film on the substrate 902 , forming vias, and filling the vias with a conductive material.
- the conductive pillars 904 may comprise copper posts, aluminum posts, etc., for example.
- a semiconductor die 908 may be bonded to the substrate 902 utilizing bump member 906 , which may comprise solder balls, for example, as illustrated in FIG. 9B .
- a molding process may be utilized to encapsulate the conductive pillars 904 and the semiconductor die 908 utilizing mold member 910 .
- a selective removal process (for example, a laser drilling process, etc.) may be utilized to expose the upper surface of the conductive pillars 904 through each opening 912 , as illustrated in FIG. 9C .
- An extended substrate 916 may be prepared with a plurality of bottom bumps 914 related to rearrangement of I/O (not shown). Each bottom bump 914 of the extended substrate 916 may be placed in contact with the upper surface of each conductive pillar 904 on its corresponding substrate 902 , and then bonded to the substrate 902 by performing a bonding (or attaching) process, as illustrated in FIG. 9D .
- the extended substrate 916 may comprise an interposer, for example, and a plurality of the bottom bumps 914 formed on the bottom of the extended substrate 916 may comprise solder balls, for example.
- a plurality of solder balls may be arranged at target positions on the bottom of the substrate 902 , and subjected to a bonding process, such as reflow, for example, thereby forming bumps 918 , as illustrated in FIG. 9E .
- the bumps 918 may comprise solder balls for mounting (or attaching) a semiconductor package to a board (not shown).
- a semiconductor device comprises an embedded semiconductor die and substrate-to-substrate interconnects, and may comprise a substrate having a top surface and a bottom surface, a semiconductor die bonded to the top surface of the substrate, a first mold material encapsulating the semiconductor die and at least a portion of the top surface of the substrate, and a first conductive bump that is on the top surface of the substrate and is at least partially encapsulated by the first mold material.
- An extended substrate may be coupled to the substrate utilizing the first conductive bump.
- a second conductive bump may be formed on the bottom surface of the substrate, and a second mold material may encapsulate at least a portion of the second conductive bump and at least a portion of the bottom surface of the substrate.
- a third mold material may be formed between the first mold material and the extended substrate. The third mold material may encapsulate at least a portion of a third conductive bump on the first conductive bump.
- the extended substrate may comprise a fourth conductive bump coupled to the third conductive bump.
- a bottom surface of the second conductive bump may be coplanar with a bottom surface of the second mold material.
- a reinforcing bump may be formed on the bottom surface of the second conductive bump.
- the first and second conductive bumps may comprise solder balls and/or copper pillars.
- the extended substrate may comprise an interposer.
Abstract
Description
- The present application makes reference to, claims priority to, and claims the benefit of Korean Patent Application No. 10-2013-0126839, filed on Oct. 23, 2013, the contents of which are hereby incorporated herein by reference, in their entirety.
- Certain example embodiments of the disclosure relate to semiconductor chip packaging. More specifically, certain example embodiments of the disclosure relate to a semiconductor device with embedded semiconductor die and substrate-to-substrate interconnects.
- In general, when a semiconductor package is manufactured with a single-layered structure, it may suffer warpage due to its lamellar structure. A mold member may be utilized on top, bottom, or both sides to stiffen the structure, although this may excessively thicken the structure.
- Further limitations and disadvantages of conventional and traditional approaches will become apparent to one of skill in the art, through comparison of such systems with the present invention as set forth in the remainder of the present application with reference to the drawings.
- A semiconductor device with embedded semiconductor die and substrate-to-substrate interconnects, substantially as shown in and/or described in connection with at least one of the figures, as set forth more completely in the claims.
- Various advantages, aspects and novel features of the present invention, as well as details of various illustrated example supporting embodiments, will be more fully understood from the following description and drawings.
-
FIGS. 1A to 1C are process flows illustrating a process of manufacturing a semiconductor package, in accordance with an embodiment of the present disclosure. -
FIGS. 2A to 2E are process flows illustrating a process of manufacturing a semiconductor package, in accordance with another embodiment of the present disclosure. -
FIGS. 3A to 3F are process flows illustrating a process of manufacturing a semiconductor package, in accordance with another embodiment of the present disclosure. -
FIGS. 4A to 4F are process flows illustrating a process of manufacturing a semiconductor package, in accordance with another embodiment of the present disclosure. -
FIGS. 5A to 5G are process flows illustrating a process of manufacturing a semiconductor package, in accordance with another embodiment of the present disclosure. -
FIGS. 6A to 6G are process flows illustrating a process of manufacturing a semiconductor package, in accordance with another embodiment of the present disclosure. -
FIGS. 7A to 7H are process flows illustrating a process of manufacturing a semiconductor package, in accordance with another embodiment of the present disclosure. -
FIGS. 8A to 8E are process flows illustrating a process of manufacturing a semiconductor package, in accordance with another embodiment of the present disclosure. -
FIGS. 9A to 9E are process flows illustrating a process of manufacturing a semiconductor package, in accordance with another embodiment of the present disclosure. - Certain aspects of the disclosure may be found in a semiconductor device having an embedded semiconductor die and substrate-to-substrate interconnects. Example aspects of the disclosure may comprise a substrate having a top surface and a bottom surface, a semiconductor die bonded to the top surface of the substrate, a first conductive bump on the top surface of the substrate, and a first mold material encapsulating the semiconductor die, at least a portion of the first conductive bump, and at least a portion of the top surface of the substrate. The substrate may also have a second conductive bump on the first conductive bump, and an extended substrate coupled to the substrate utilizing the first and second conductive bumps. A second mold material may encapsulate at least a portion of the second conductive bump and at least a portion of a top surface of the first mold material. A third conductive bump may be formed on the bottom surface of the substrate. The extended substrate may comprise a fourth conductive bump coupled to the second conductive bump. A top surface of the first conductive bump may be coplanar with a top surface of the first mold material. A top surface of the first conductive bump may be below a top surface of the first mold material. The first conductive bump may comprises a copper pillar and the second conductive bump may comprise a solder ball. The extended substrate may comprise an interposer.
-
FIGS. 1A to 1C are process flows illustrating a process of manufacturing a semiconductor package, in accordance with an embodiment of the present disclosure. - Referring to
FIG. 1A , a substrate may be prepared. In the substrate, a semiconductor die 106 and a plurality of topconductive bumps 108 encapsulated by atop mold member 110 may be formed on the top of asubstrate 102, and a plurality of bottomconductive bumps 114 molded by abottom mold member 116 may be formed on the bottom of thesubstrate 102. - A
semiconductor die 106 may be attached through abump member 104 at a target position on the top of thesubstrate 102. Thebump member 104 may comprise solder balls, for example (not shown as individual solder balls for figure clarity), and a plurality of the topconductive bumps 108 may be formed at various positions on thesubstrate 102. Also, thetop mold member 110 may be formed on the top of thesubstrate 102, which may mold (or bury) the semiconductor die 106 completely and expose the upper surfaces of topconductive bumps 108 selectively throughopenings 112. - The top and bottom
conductive bumps conductive bumps 108 may be realized by removing some of thetop mold member 110 selectively using, for example, a laser drilling process. - According to an example embodiment of the present disclosure, each upper surface of a plurality of the top
conductive bumps 108 may be exposed through eachopening 112, although the disclosure is not limited thereto. Each topconductive bump 108 may also have a structure without the exposure of its upper surface if necessary. - A plurality of the bottom
conductive bumps 114 may be formed at various positions on the bottom of thesubstrate 102 corresponding to positions desired for electrical interconnects, and these bottomconductive bumps 114 may be completely molded (or buried) by the thickbottom mold member 116. - Next, by performing a back grinding process for the
bottom mold member 116, some upper parts of thebottom mold member 116 and a plurality of the bottomconductive bumps 114, as illustrated inFIG. 1B , may be removed and leveled. In this example embodiment, a grinding process of the entire surface of thebottom mold member 116 formed on the bottom of thesubstrate 102 may be performed so that the bottom surface of each bottomconductive bump 114 may be exposed. - As shown in
FIG. 1C , reinforcingbumps 118 may arranged on the bottomconductive bumps 114 whose lower surfaces are exposed, and attached through a bonding (or attaching) process such as reflow. In this case, the reinforcingbumps 118 may be bumps (or solder balls) for mounting (or attaching) a semiconductor package to a board (not shown). - Consequently, the semiconductor package manufactured according to the example embodiment of the present disclosure may have a structure including the
substrate 102, thesemiconductor die 106 formed on thesubstrate 102, a plurality of the topconductive bumps 108, thetop mold member 110 molding thesemiconductor die 106 and a plurality of the topconductive bumps 108, and a plurality of the bottomconductive bumps 114 formed on the bottom of thesubstrate 102 with their parts partially molded by thebottom mold member 116 in their extended directions. -
FIGS. 2A to 2E are process flows illustrating a process of manufacturing a semiconductor package, in accordance with another embodiment of the present disclosure. - Referring to
FIG. 2A , asubstrate 202 is shown. A semiconductor die 206 and a plurality of topconductive bumps 208 molded by atop mold member 210 may be formed on the top of thesubstrate 202, and a plurality of bottomconductive bumps 214 molded by abottom mold member 216 may be formed on the bottom of thesubstrate 202. - The semiconductor die 206 may be attached at a target position predetermined on the top of the
substrate 202 through abump member 204 which may comprise solder balls (not shown), for example, and a plurality of the topconductive bumps 208 may be formed at given positions on thesubstrate 202. Thetop mold member 210, which molds (or buries) the semiconductor die 206 and a plurality of the topconductive bumps 208, may be formed on the top of thesubstrate 202. In an example scenario, the semiconductor die 206 and theconductive bumps 208 may be fully encapsulated by themold member 210, although the disclosure is not so limited. - The top and bottom
conductive bumps conductive bumps 214 may be formed at desired positions on the bottom of thesubstrate 202, and these bottomconductive bumps 214 may be completely molded (or buried) by the thickbottom mold member 216. - Next, by performing a back grounding process on the
bottom mold member 216, which may comprise a grinding process for the entire surface of the bottom mold member 216 a portion of thebottom mold member 216 and a portion of the bottomconductive bumps 214, as illustrated inFIG. 2B , may be removed and leveled. Accordingly, the lower surface of each bottom conductive bump 214 (i.e., the surface away from the substrate 202) may be exposed. - Subsequently, by selectively removing a portion of the
top mold member 210 using, for example, laser drilling, the upper surface of each topconductive bump 208, as illustrated inFIG. 2C , may be exposed. That is, the upper surface of each topconductive bump 208 may be exposed through eachopening 218. - Thereafter, an
extended substrate 222 may be prepared, which may comprise a plurality ofbottom bumps 220 related to rearrangement of input/output (I/O) connections (not shown) for the semiconductor die 206. After arranging eachbottom bump 220 of theextended substrate 222 and its corresponding upper surface of a respective topconductive bump 208 on thesubstrate 202 to be in contact with each other, and by performing a bonding (or attaching) process, theextended substrate 222, as illustrated inFIG. 2D , may be adhered to the top of thesubstrate 202. In an example scenario, theextended substrate 222 may comprise, for example, an interposer, and a plurality of the bottom bumps 220 formed on the bottom of theextended substrate 222 may comprise solder balls or conductive pillars (copper posts, aluminum posts, etc.), for example. - Reinforcing bumps 224 may be arranged on the bottom
conductive bumps 214, each of which comprising a respective bottom surface that may be exposed, and then attached to each bottomconductive bump 214 through a bonding (or attaching) process such as reflow. In this case, the reinforcing bumps 224 may comprise bumps (or solder balls) for mounting (or attaching) a semiconductor package to a board (not shown). - Consequently, the semiconductor package manufactured according to an embodiment of the present disclosure may have a structure comprising the
substrate 202, the semiconductor die 206 formed on thesubstrate 202, a plurality of the topconductive bumps 208, thetop mold member 210 molding the semiconductor die 206 with the upper surfaces of a plurality of the topconductive bumps 208 exposed, theextended substrate 222 adhering to thesubstrate 202 with a plurality of the bottom bumps 220 and their corresponding topconductive bump 208 being touched, and a plurality of the bottomconductive bumps 214 formed on the bottom of thesubstrate 202 and partially encapsulated by thebottom mold member 216 in their extended directions. -
FIGS. 3A to 3F are process flows illustrating a process of manufacturing a semiconductor package, in accordance with another embodiment of the present disclosure. - Referring to
FIG. 3A , asubstrate 302 is shown. A semiconductor die 306 molded by a firsttop mold member 310 and a plurality of first topconductive bumps 308 may be formed on the top of thesubstrate 302, and a plurality of bottomconductive bumps 314 molded by abottom mold member 316 may be formed on the bottom of thesubstrate 302. - The semiconductor die 306 may be attached at a target position predetermined on the top of the
substrate 302 through abump member 304, which may comprise solder balls (not shown), for example, and a plurality of the first topconductive bumps 308 may be formed on the desired positions of thesubstrate 302. The firsttop mold member 310 may be formed thereby encapsulating the semiconductor die 306 and a plurality of the first topconductive bumps 308. - The top and bottom
conductive bumps - A plurality of the bottom
conductive bumps 314 may be formed at desired positions on the bottom of thesubstrate 302, and the bottomconductive bumps 314 may be completely molded (or buried) by the thickbottom mold member 316. - A back grinding process may then be performed on the
bottom mold member 316 such that a portion of thebottom mold member 316 and the bottomconductive bumps 314, may be removed and leveled, so that the lower surface of each bottom conductive bump 314 (i.e., the surface away from the substrate 302) is exposed, as illustrated inFIG. 3B . - A selective removal process for the
top mold member 310 may then be performed by removing a portion of the firsttop mold member 310 using, for example, laser drilling, such that the upper surface of the topconductive bumps 308, is exposed, as illustrated inFIG. 3C . That is, the upper surface of each first topconductive bump 308 may be exposed through each opening 318. - Second top conductive bumps 320 (for example, solder balls, etc.) may be arranged and attached to the first top
conductive bumps 308 whose upper surfaces may be exposed through each opening 318, and a secondtop mold member 322 exposing each upper surface of the second topconductive bumps 320 through eachopening 324 may be formed on the firsttop mold member 310. After molding the second topconductive bumps 320 utilizing the secondtop mold member 322 through a molding process, and by performing a selective removal process (for example, a laser drilling process, etc.) for the secondtop mold member 322, each upper surface of the second topconductive bumps 320, may be exposed through eachopening 324, as illustrated inFIG. 3D . - An
extended substrate 328 may then be prepared, which may comprise a plurality ofbottom bumps 326 related to rearrangement of I/O connections (not shown) for the semiconductor die 306. After arranging eachbottom bump 326 of theextended substrate 328 and a corresponding upper surface of a respective second topconductive bumps 320 on thesubstrate 302 to be in contact with each other, and by performing a bonding (or attaching) process, theextended substrate 328 may be adhered to the top of the substrate, as illustrated inFIG. 3E . Theextended substrate 328 may comprise an interposer, for example, and a plurality of the bottom bumps 326 formed on the bottom of theextended substrate 328 may comprise solder balls or conductive pillars (copper posts, aluminum posts, etc.), for example. - After the reinforcing
bumps 330 are arranged on the bottomconductive bumps 314, each of which comprising a respective bottom surface that may be exposed, each reinforcingbump 330, as illustrated inFIG. 3F , may be attached to a respective bottomconductive bump 314 through a bonding (or attaching) process, such as reflow, for example. In this case, the reinforcingbumps 330 may comprise bumps (or solder balls) for mounting (attaching) a semiconductor package to a board (not shown). - The semiconductor package manufactured according to an embodiment of the present disclosure may comprise a structure including the
substrate 302, the semiconductor die 306 formed on thesubstrate 302, the first topconductive bumps 308, the firsttop mold member 310 encapsulating the semiconductor die 306 with the upper surfaces of a plurality of the first topconductive bumps 308 exposed, the second topconductive bumps 320 attached to a plurality of the first topconductive bumps 308, the secondtop mold member 322 encapsulating the second topconductive bumps 320 with their upper surfaces being exposed, theextended substrate 328 attached to thesubstrate 302 with a plurality of the bottom bumps 326 in contact with their corresponding second topconductive bump 320, and a plurality of the bottomconductive bumps 314 formed on the bottom of thesubstrate 302 partially encapsulated by thebottom mold member 316 in their extended directions. -
FIGS. 4A to 4F are process flows illustrating a process of manufacturing a semiconductor package, in accordance with another embodiment of the present disclosure. - Referring to
FIG. 4A , asemiconductor die 406 may be attached throughbump member 404, which may comprise solder balls (not shown), for example, at a target position on the top ofsubstrate 402. - After arranging conductive members at target positions on the
substrate 402, a plurality ofconductive members 408, as illustrated inFIG. 4B , may be formed at desired positions on thesubstrate 402 through a bonding process, such as reflow, for example. Theconductive members 408, for example, may comprise one or more of: solder, solder balls, conductive pillars, and conductive wires. - The semiconductor die 406 and a
conductive members 408 may be encapsulated (or buried) bymold member 410, as illustrated inFIG. 4C , formed in a molding process. - A top grinding process may be performed on the surface of the
mold member 410 formed on the top of thesubstrate 402 with the semiconductor die 406 andconductive members 408 encapsulated (or buried), such that a portion of themold member 410, the semiconductor die 406, andconductive members 408, as illustrated inFIG. 4D , may be removed and leveled. Accordingly, the surface of the semiconductor die 406 and the upper surface of eachconductive member 408 may then be exposed. - Next, an
extended substrate 414 may be prepared, which may comprise a plurality ofbottom bumps 412 related to rearrangement of I/O (not shown). Theextended substrate 414 may be adhered to the top of thesubstrate 402 by bonding the bottom bumps 412 to the corresponding upper surface of theconductive members 408 on thesubstrate 402. Theextended substrate 414 may comprise, for example, an interposer, and the bottomconductive bumps 412 formed on the bottom of theextended substrate 414 may comprise one or more of: solder balls or conductive pillars (e.g., copper posts, aluminum posts, etc.). - After a plurality of solder balls are arranged at target positions on the bottom of the
substrate 402, a plurality ofbumps 416, as illustrated inFIG. 4F , are formed at given positions on the bottom of thesubstrate 402 through a bonding (or attaching) process such as reflow. Thebumps 416 may be solder balls for mounting (or attaching) a semiconductor package to a board (not shown). - The semiconductor package manufactured according to an embodiment of the present disclosure may comprise a structure including the
substrate 402, the semiconductor die 406,conductive members 408,top mold member 410, bottom bumps 412, and theextended substrate 414. The semiconductor die 406 may be attached to thesubstrate 402, which may be encapsulated by thetop mold member 410. A portion of thetop mold member 410 and theconductive members 408 may be removed through a grinding process such that the upper surface of the semiconductor die 406 and each upper surface of theconductive members 408 may be exposed. Theextended substrate 414 may be adhered to the top of thesubstrate 402 with a the bottom bumps 412 and their corresponding upper surface of eachconductive member 408 in contact. -
FIGS. 5A to 5G are process flows illustrating a process of manufacturing a semiconductor package, in accordance with another embodiment of the present disclosure. - Referring to
FIG. 5A , asemiconductor die 506 may be attached through abump member 504, which may comprise solder balls, for example, (not shown) at a target position predetermined on the top of asubstrate 502. - First
conductive members 508 may be formed at desired positions on thesubstrate 502, as illustrated inFIG. 5B , through a bonding process such as reflow, for example. The firstconductive members 508 may comprise one or more of solder, solder balls, conductive pillars, and conductive wires, for example. - The semiconductor die 506 and first
conductive members 508 may be encapsulated (or buried) by afirst mold member 510, as illustrated inFIG. 5C , through a molding process. - A grinding process may be performed on the surface of the
first mold member 510 formed on the top of thesubstrate 502 with the semiconductor die 506 and the firstconductive members 508 such that a portion of thefirst mold member 510, the semiconductor die 506, and a plurality of the firstconductive members 508, as illustrated inFIG. 5D , may be removed and leveled, thereby exposing the upper surface of the semiconductor die 506 and the upper surface of firstconductive members 508. In an example scenario, the molding process may completely encapsulate the semiconductor die 506 and theconductive members 508, but the disclosure is not so limited. Accordingly, the mold process need not extend above the semiconductor die 506 and theconductive members 508, but be thick enough to be thinned down through the grinding process. - Second conductive members 512 (for example, solder balls, etc.) may be bonded, attached, and/or affixed to exposed surfaces of the first
conductive members 508. Asecond mold member 514 may be formed on the top of thefirst mold member 510 withopenings 516 that expose each upper surface of the secondconductive members 512. In another example scenario, after thesecond mold member 514 is formed encapsulating the secondconductive members 512, the second conductive members may be exposed by selectively removing portions of thesecond mold member 514 using, for example, a laser drilling process, etc, to expose each upper surface of the secondconductive members 512 through eachopening 516, as illustrated inFIG. 5E . - An
extended substrate 520 may then be prepared, which may comprise a plurality ofbottom bumps 518 related to rearrangement of I/O connections or circuitry (not shown) for the semiconductor die 506. The bottom bumps 518 of theextended substrate 520 and the upper surfaces of the secondconductive members 512 on theircorresponding substrate 502 may be placed in contact, and then, by performing a bonding (or attaching) process, theextended substrate 520, as illustrated inFIG. 5F , may be adhered to the top of thesubstrate 502. Theextended substrate 520 may comprise an interposer, for example, and a plurality of the bottom bumps 518 formed on the bottom of theextended substrate 520 may comprise one or more of solder balls or conductive pillars (e.g., copper posts, aluminum posts, etc.), for example. - After a plurality of solder balls are arranged at target positions on the bottom of the
substrate 502, a plurality ofbumps 522 may be formed at desired positions on the bottom of thesubstrate 502, as illustrated inFIG. 5G , utilizing a bonding (or attaching) process, such as reflow, for example. Thebumps 522 may comprise solder balls, for example, for mounting (or attaching) a semiconductor package to a board (not shown). - The semiconductor package manufactured according to an example embodiment of the present disclosure may comprise a structure including the
substrate 502, the semiconductor die 506, and firstconductive members 508 attached to thesubstrate 502. The semiconductor die 506 and firstconductive members 508 may be encapsulated by thefirst mold member 510, a top portion of which may be removed and leveled utilizing a grinding process, thereby exposing the upper surface of the semiconductor die 506 and each upper surface of the firstconductive members 508. The package may also comprise secondconductive members 512 attached to the firstconductive members 508, thesecond mold member 514 with the upper surfaces of a plurality of the secondconductive members 512 being exposed, and theextended substrate 520 adhered to the top of thesubstrate 502 with a plurality of the bottom bumps 518 and their corresponding upper surface of each secondconductive member 512 in contact. - Referring to
FIG. 6A , asemiconductor die 606 may be attached through abump member 604, which may comprise solder balls, for example (not shown as individual solder balls for figure clarity) at desired positions on the top ofsubstrate 602. -
Conductive members 608 may be placed at target positions on thesubstrate 602 and bonded utilizing a reflow process, for example, as illustrated inFIG. 6B . Theconductive members 608 may comprise one or more of solder, solder balls, conductive pillars, and conductive wires, for example. - The semiconductor die 606 and
conductive members 608 may be encapsulated bymold member 610, as illustrated inFIG. 6C , utilizing a molding process. - A top grinding process may then be performed on the surface of the
mold member 610 thereby reducing the thickness of the mold member 61, as illustrated inFIG. 6D . - A selective removal process using laser drilling, for example, may remove a portion of the
top mold member 610 to expose the upper surface of eachconductive member 608, as illustrated inFIG. 6E . Accordingly, the upper surface of eachconductive member 608 may be exposed through eachopening 612. - An
extended substrate 616 may be prepared with a plurality ofbottom bumps 614 related to rearrangement of I/O circuitry (not shown). Eachbottom bump 614 of theextended substrate 616 and the upper surface of eachconductive member 608 on itscorresponding substrate 602 may be arranged to be in physical contact, and then through a bonding (attaching) process, theextended substrate 616 may be attached to the top of thesubstrate 602, as illustrated inFIG. 6F . Theextended substrate 616 may comprise an interposer, for example, and a plurality of the bottom bumps 614 formed on the bottom of theextended substrate 616 may comprise one or more of solder balls and/or conductive pillars (e.g., copper posts, aluminum posts, etc.), for example. - A plurality of solder balls may be arranged at target positions on the bottom of the
substrate 602, thereby forming a plurality ofbumps 618 on the bottom of thesubstrate 602, as illustrated inFIG. 6G , through a bonding (or attaching) process, such as reflow, for example. Thebumps 618 may comprise solder balls, for example, for mounting (or attaching) a semiconductor package to a board (not shown). - The semiconductor package manufactured according to another example embodiment of the present disclosure may comprise a structure including the
substrate 602, the semiconductor die 606 formed on thesubstrate 602, a plurality of theconductive members 608, themold member 610 molding the semiconductor die 606 with the upper surfaces of a plurality of theconductive members 608 being exposed, and theextended substrate 616 adhering to thesubstrate 602 with a plurality of the bottomconductive bumps 614 and the upper surfaces of their correspondingconductive members 608 being in contact. -
FIGS. 7A to 7H are process flows illustrating a process of manufacturing a semiconductor package, in accordance with another embodiment of the present disclosure. - Referring to
FIG. 7A , asemiconductor die 706 may be attached utilizing abump member 704, which comprises solder balls, for example, (not shown as discrete bumps for figure clarity) at a target position on the top of asubstrate 702. - A plurality of first
conductive members 708 may be placed at target positions on thesubstrate 702, as illustrated inFIG. 7B , and bonded through a bonding process such as reflow, for example. The firstconductive members 708 may be one or more of solder, solder balls, conductive pillars, and conductive wires, for example. - The semiconductor die 706 and a plurality of the first
conductive members 708 may then be encapsulated, as illustrated inFIG. 7C , by afirst mold member 710 through a molding process. - A top grinding process may then be performed on the top surface of the
first mold member 710 such that a portion of thefirst mold member 710 may be thinned, as illustrated inFIG. 7D . - A selective removal process performed on the
first mold member 710 may remove a portion of thefirst mold member 710, using laser drilling, for example, such that the upper surface of each firstconductive member 708, may be exposed, as illustrated inFIG. 7E . The upper surface of each firstconductive member 708 may therefore be exposed through eachopening 712. - Second conductive members 714 (for example, solder balls, etc.) may be placed and attached on each first
conductive member 708, the upper surface of which is exposed. The second conductive members may then be encapsulated in a second molding process, resulting insecond mold member 716. - A grinding process may be performed on the
second mold member 716 which encapsulates (or buries) the secondconductive members 714, as illustrated inFIG. 7G , thinning the second mold member to expose the upper surface of each secondconductive member 714. - A selective removal process, such as an etching process, for example, may be utilized to form trenches in the thinned
second mold member 716, which may then be filled with metal to formtraces 718 with desired patterns, as illustrated inFIG. 7H , on thesecond mold member 716. - A plurality of solder balls may be arranged and bonded at target positions on the bottom of the
substrate 702, and bumps may be formed through a bonding (attaching) process, such as reflow, for example. The bumps may be solder balls for mounting (attaching) a semiconductor package to a board (not shown). - The semiconductor package manufactured according to an example embodiment of the present disclosure may have a structure comprising the
substrate 702, the semiconductor die 706 and a plurality of the firstconductive members 708 formed on thesubstrate 702, thefirst mold member 710 with the upper surfaces of a plurality of the firstconductive members 708 being exposed, a plurality of the secondconductive members 714 which are attached to the upper surfaces of the firstconductive members 708, which are in turn encapsulated by thesecond mold member 716. A top portion of themold member 716 may be removed and leveled with thefirst mold member 710 through a grinding process, thesecond mold member 716 encapsulating a the secondconductive members 714 with their upper surfaces being exposed, and traces 718 formed with a desired pattern on thesecond mold member 716. -
FIGS. 8A to 8E are process flows illustrating a process of manufacturing a semiconductor package, in accordance with another embodiment of the present disclosure. - Referring to
FIG. 8A , a plurality ofconductive pillars 804 may be formed at desired positions on asubstrate 802. An example process for forming theconductive pillars 804 may comprise applying a sacrificial film on thesubstrate 802 and forming vias, where the vias may be filled with a conductive material or the vias may be filled with a conductive material and then solder balls attached to the top of the vias, thereby=resulting in theconductive pillars 804 on thesubstrate 802, as shown inFIG. 8A . Theconductive pillars 804 may comprise copper posts 804A and solder balls 804B attached to the top of the copper posts 804A, for example. - A semiconductor die 808 may be bonded to the
substrate 802 utilizing an attaching process withbump member 806 which may comprise solder balls, for example, (not shown as discrete bumps for figure clarity) with the resulting structure illustrated inFIG. 8B . - A molding process may then be performed using a film-type mold member; for example, by pressurizing and attaching the film-type mold member to the entire surface of the
substrate 802, to form amold member 810, as illustrated inFIG. 8C . Themold member 810 may encapsulate the semiconductor die 808 while exposing the solder balls 804B which may comprise the upper surfaces of theconductive pillars 804. - An
extended substrate 812 may be prepared, with a plurality of conductive pads (not shown) related to rearrangement of I/O (not shown). Each conductive pad of theextended substrate 812 and the upper surface of each solder ball 804B on itscorresponding substrate 802 may be placed in contact, and then, by performing a bonding (or attaching) process, theextended substrate 812, as illustrated inFIG. 8D , may be attached to the top of thesubstrate 802. Theextended substrate 812 may comprise, an interposer, for example. - A plurality of solder balls may then arranged at target positions on the bottom of the
substrate 802 and a plurality ofbumps 814 may be formed at given positions on the bottom of thesubstrate 802 through a bonding (or attaching) process such as reflow, as illustrated inFIG. 8C . Thebumps 814 may comprise solder balls, for example, for mounting (or attaching) a semiconductor package to a board (not shown). - The semiconductor package manufactured according to another embodiment of the present disclosure may have a structure comprising the
substrate 802, the semiconductor die 808 andconductive pillars 804 formed on thesubstrate 802. In an example scenario, the film-type mold member 810 may encapsulate the semiconductor die 808 completely with the upper surfaces of a plurality of theconductive pillars 804 being exposed, and theextended substrate 812 adhered to thesubstrate 802 with a plurality of the conductive pads in contact with the upper surfaces of their correspondingconductive pillars 804. -
FIGS. 9A to 9E are process flows illustrating a process of manufacturing a semiconductor package, in accordance with another embodiment of the present disclosure. - Referring to
FIG. 9A , a plurality ofconductive pillars 904 may be formed at target positions on asubstrate 902. In an example scenario, theconductive pillars 904 may be formed by applying a sacrificial film on thesubstrate 902, forming vias, and filling the vias with a conductive material. Theconductive pillars 904 may comprise copper posts, aluminum posts, etc., for example. - A semiconductor die 908 may be bonded to the
substrate 902 utilizingbump member 906, which may comprise solder balls, for example, as illustrated inFIG. 9B . - A molding process may be utilized to encapsulate the
conductive pillars 904 and the semiconductor die 908 utilizingmold member 910. A selective removal process (for example, a laser drilling process, etc.) may be utilized to expose the upper surface of theconductive pillars 904 through eachopening 912, as illustrated inFIG. 9C . - An
extended substrate 916 may be prepared with a plurality ofbottom bumps 914 related to rearrangement of I/O (not shown). Eachbottom bump 914 of theextended substrate 916 may be placed in contact with the upper surface of eachconductive pillar 904 on itscorresponding substrate 902, and then bonded to thesubstrate 902 by performing a bonding (or attaching) process, as illustrated inFIG. 9D . Herein, theextended substrate 916 may comprise an interposer, for example, and a plurality of the bottom bumps 914 formed on the bottom of theextended substrate 916 may comprise solder balls, for example. - In an example scenario, a plurality of solder balls may be arranged at target positions on the bottom of the
substrate 902, and subjected to a bonding process, such as reflow, for example, thereby formingbumps 918, as illustrated inFIG. 9E . Thebumps 918 may comprise solder balls for mounting (or attaching) a semiconductor package to a board (not shown). - This disclosure provides example embodiments supporting the present invention. The scope of the present invention is not limited by these example embodiments. Numerous variations, whether explicitly provided for by the specification or implied by the specification, such as variations in structure, dimension, type of material and manufacturing process, may be implemented by one skilled in the art in view of this disclosure.
- In an example embodiment of the disclosure, a semiconductor device comprises an embedded semiconductor die and substrate-to-substrate interconnects, and may comprise a substrate having a top surface and a bottom surface, a semiconductor die bonded to the top surface of the substrate, a first mold material encapsulating the semiconductor die and at least a portion of the top surface of the substrate, and a first conductive bump that is on the top surface of the substrate and is at least partially encapsulated by the first mold material. An extended substrate may be coupled to the substrate utilizing the first conductive bump.
- A second conductive bump may be formed on the bottom surface of the substrate, and a second mold material may encapsulate at least a portion of the second conductive bump and at least a portion of the bottom surface of the substrate. A third mold material may be formed between the first mold material and the extended substrate. The third mold material may encapsulate at least a portion of a third conductive bump on the first conductive bump. The extended substrate may comprise a fourth conductive bump coupled to the third conductive bump. A bottom surface of the second conductive bump may be coplanar with a bottom surface of the second mold material. A reinforcing bump may be formed on the bottom surface of the second conductive bump. The first and second conductive bumps may comprise solder balls and/or copper pillars. The extended substrate may comprise an interposer.
- While various aspects supporting the invention have been described with reference to certain example embodiments, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted without departing from the scope of the present invention. In addition, many modifications may be made to adapt a particular situation or material to the teachings of the present invention without departing from its scope. Therefore, it is intended that the present invention not be limited to the particular example embodiments disclosed, but that the present invention will include all embodiments falling within the scope of the appended claims.
Claims (21)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/418,079 US20190311991A1 (en) | 2013-10-23 | 2019-05-21 | Semiconductor device with embedded semiconductor die and substrate-to-substrate interconnects |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020130126839A KR101953396B1 (en) | 2013-10-23 | 2013-10-23 | Semiconductor package and manufacturing method thereof |
KR10-2013-0126839 | 2013-10-23 | ||
US14/522,572 US9502392B2 (en) | 2013-10-23 | 2014-10-23 | Semiconductor device with embedded semiconductor die and substrate-to-substrate interconnects |
US15/357,551 US10297552B2 (en) | 2013-10-23 | 2016-11-21 | Semiconductor device with embedded semiconductor die and substrate-to-substrate interconnects |
US16/418,079 US20190311991A1 (en) | 2013-10-23 | 2019-05-21 | Semiconductor device with embedded semiconductor die and substrate-to-substrate interconnects |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/357,551 Continuation US10297552B2 (en) | 2013-10-23 | 2016-11-21 | Semiconductor device with embedded semiconductor die and substrate-to-substrate interconnects |
Publications (1)
Publication Number | Publication Date |
---|---|
US20190311991A1 true US20190311991A1 (en) | 2019-10-10 |
Family
ID=52825488
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/522,572 Active 2034-11-09 US9502392B2 (en) | 2013-10-23 | 2014-10-23 | Semiconductor device with embedded semiconductor die and substrate-to-substrate interconnects |
US15/357,551 Active US10297552B2 (en) | 2013-10-23 | 2016-11-21 | Semiconductor device with embedded semiconductor die and substrate-to-substrate interconnects |
US16/418,079 Pending US20190311991A1 (en) | 2013-10-23 | 2019-05-21 | Semiconductor device with embedded semiconductor die and substrate-to-substrate interconnects |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/522,572 Active 2034-11-09 US9502392B2 (en) | 2013-10-23 | 2014-10-23 | Semiconductor device with embedded semiconductor die and substrate-to-substrate interconnects |
US15/357,551 Active US10297552B2 (en) | 2013-10-23 | 2016-11-21 | Semiconductor device with embedded semiconductor die and substrate-to-substrate interconnects |
Country Status (3)
Country | Link |
---|---|
US (3) | US9502392B2 (en) |
KR (1) | KR101953396B1 (en) |
TW (1) | TWI594348B (en) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101953396B1 (en) | 2013-10-23 | 2019-03-04 | 앰코테크놀로지코리아(주) | Semiconductor package and manufacturing method thereof |
KR102372300B1 (en) * | 2015-11-26 | 2022-03-08 | 삼성전자주식회사 | Stacked package and method of manufacturing the same |
TWI610409B (en) * | 2016-08-30 | 2018-01-01 | 南茂科技股份有限公司 | Semiconductor package and manufacturing method thereof |
US10818627B2 (en) * | 2017-08-29 | 2020-10-27 | Advanced Semiconductor Engineering, Inc. | Electronic component including a conductive pillar and method of manufacturing the same |
KR20210073958A (en) | 2019-12-11 | 2021-06-21 | 삼성전자주식회사 | Semiconductor package |
KR20220009218A (en) | 2020-07-15 | 2022-01-24 | 삼성전자주식회사 | Semiconductor package-and-package on package having the same |
KR20220039385A (en) | 2020-09-22 | 2022-03-29 | 삼성전자주식회사 | Interposer and semiconductor package including the same |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7372151B1 (en) * | 2003-09-12 | 2008-05-13 | Asat Ltd. | Ball grid array package and process for manufacturing same |
US20090045512A1 (en) * | 2007-08-15 | 2009-02-19 | Harry Hedler | Carrier substrate and integrated circuit |
US20120326306A1 (en) * | 2009-12-29 | 2012-12-27 | Hyun Woo Lee | Pop package and manufacturing method thereof |
US20130214431A1 (en) * | 2012-02-16 | 2013-08-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fine-Pitch Package-on-Package Structures and Methods for Forming the Same |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7205177B2 (en) * | 2004-07-01 | 2007-04-17 | Interuniversitair Microelektronica Centrum (Imec) | Methods of bonding two semiconductor devices |
TW201007924A (en) * | 2008-08-07 | 2010-02-16 | Advanced Semiconductor Eng | Chip package structure |
US7858441B2 (en) * | 2008-12-08 | 2010-12-28 | Stats Chippac, Ltd. | Semiconductor package with semiconductor core structure and method of forming same |
US20100289145A1 (en) * | 2009-05-18 | 2010-11-18 | Jayprakash Vijay Chipalkatti | Wafer chip scale package with center conductive mass |
KR20110001156A (en) | 2009-06-29 | 2011-01-06 | 주식회사 하이닉스반도체 | Substrate for semiconductor package and method of the same |
US8039304B2 (en) * | 2009-08-12 | 2011-10-18 | Stats Chippac, Ltd. | Semiconductor device and method of dual-molding die formed on opposite sides of build-up interconnect structures |
KR101817159B1 (en) | 2011-02-17 | 2018-02-22 | 삼성전자 주식회사 | Semiconductor package having TSV interposer and method of manufacturing the same |
KR101953396B1 (en) | 2013-10-23 | 2019-03-04 | 앰코테크놀로지코리아(주) | Semiconductor package and manufacturing method thereof |
-
2013
- 2013-10-23 KR KR1020130126839A patent/KR101953396B1/en active IP Right Grant
-
2014
- 2014-10-22 TW TW103136426A patent/TWI594348B/en active
- 2014-10-23 US US14/522,572 patent/US9502392B2/en active Active
-
2016
- 2016-11-21 US US15/357,551 patent/US10297552B2/en active Active
-
2019
- 2019-05-21 US US16/418,079 patent/US20190311991A1/en active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7372151B1 (en) * | 2003-09-12 | 2008-05-13 | Asat Ltd. | Ball grid array package and process for manufacturing same |
US20090045512A1 (en) * | 2007-08-15 | 2009-02-19 | Harry Hedler | Carrier substrate and integrated circuit |
US20120326306A1 (en) * | 2009-12-29 | 2012-12-27 | Hyun Woo Lee | Pop package and manufacturing method thereof |
US20130214431A1 (en) * | 2012-02-16 | 2013-08-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fine-Pitch Package-on-Package Structures and Methods for Forming the Same |
Also Published As
Publication number | Publication date |
---|---|
TWI594348B (en) | 2017-08-01 |
US20150108643A1 (en) | 2015-04-23 |
US20170162510A1 (en) | 2017-06-08 |
US9502392B2 (en) | 2016-11-22 |
KR101953396B1 (en) | 2019-03-04 |
TW201528393A (en) | 2015-07-16 |
US10297552B2 (en) | 2019-05-21 |
KR20150047674A (en) | 2015-05-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20190311991A1 (en) | Semiconductor device with embedded semiconductor die and substrate-to-substrate interconnects | |
TWI536519B (en) | Semiconductor package structure and manufacturing method thereof | |
KR101496085B1 (en) | Packaging with interposer frame | |
US9379078B2 (en) | 3D die stacking structure with fine pitches | |
US7863096B2 (en) | Embedded die package and process flow using a pre-molded carrier | |
US9991193B2 (en) | Semiconductor device package | |
US9911718B2 (en) | ‘RDL-First’ packaged microelectronic device for a package-on-package device | |
US20210242113A1 (en) | Land structure for semiconductor package and method therefor | |
US20090127682A1 (en) | Chip package structure and method of fabricating the same | |
CN104904006A (en) | Semiconductor device and manufacturing method thereof | |
TW202025439A (en) | Wafer-level stack chip package and method of manufacturing the same | |
CN104685622A (en) | BVA interposer | |
US20160189983A1 (en) | Method and structure for fan-out wafer level packaging | |
US20160118328A1 (en) | Molding compound supported rdl for ic package | |
US10224218B2 (en) | Method for fabricating semiconductor package having a multi-layer encapsulated conductive substrate and structure | |
CN103107099A (en) | Semiconductor packages and methods of packaging semiconductor devices | |
US9029203B2 (en) | Method of fabricating semiconductor package | |
US9293398B2 (en) | Land structure for semiconductor package and method therefor | |
KR20160017412A (en) | Stack type semiconductor package structure by use of cavity substrate and method thereof | |
KR101675667B1 (en) | Semiconductor package structure and method thereof | |
KR101150464B1 (en) | Semiconductor device and method for forming the same | |
KR101538546B1 (en) | Fabricating Method Of Semiconductor Device and Semiconduntor Device Fabricated Using The Same | |
TWI544596B (en) | Leadframe for ic package and method of manufacture |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
AS | Assignment |
Owner name: AMKOR TECHNOLOGY, INC., ARIZONA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KIM, JIN SEONG;AHN, YE SUL;SONG, CHA GYU;REEL/FRAME:054089/0833 Effective date: 20141022 |
|
AS | Assignment |
Owner name: AMKOR TECHNOLOGY SINGAPORE HOLDING PTE. LTD., SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AMKOR TECHNOLOGY, INC.;REEL/FRAME:054179/0524 Effective date: 20191119 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
STCV | Information on status: appeal procedure |
Free format text: NOTICE OF APPEAL FILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |