US20190280598A1 - Pulse-frequency control circuit, microcomputer, dc-to-dc converter, and pulse-frequency control method - Google Patents
Pulse-frequency control circuit, microcomputer, dc-to-dc converter, and pulse-frequency control method Download PDFInfo
- Publication number
- US20190280598A1 US20190280598A1 US16/421,080 US201916421080A US2019280598A1 US 20190280598 A1 US20190280598 A1 US 20190280598A1 US 201916421080 A US201916421080 A US 201916421080A US 2019280598 A1 US2019280598 A1 US 2019280598A1
- Authority
- US
- United States
- Prior art keywords
- rising edge
- pulse
- circuit
- period
- control circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims description 23
- 230000000630 rising effect Effects 0.000 claims abstract description 175
- 238000001208 nuclear magnetic resonance pulse sequence Methods 0.000 claims abstract description 54
- 230000001186 cumulative effect Effects 0.000 claims description 98
- 230000003111 delayed effect Effects 0.000 claims description 50
- 238000006243 chemical reaction Methods 0.000 claims description 12
- 238000009499 grossing Methods 0.000 claims description 7
- 238000010586 diagram Methods 0.000 description 9
- 230000008901 benefit Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910002601 GaN Inorganic materials 0.000 description 1
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 238000003079 width control Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
- H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
- H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/08—Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/14—Arrangements for reducing ripples from dc input or output
- H02M1/143—Arrangements for reducing ripples from dc input or output using compensating arrangements
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
- H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
- H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
- H02M3/157—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators with digital control
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/22—Conversion of dc power input into dc power output with intermediate conversion into ac
- H02M3/24—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters
- H02M3/28—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac
- H02M3/325—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal
- H02M3/335—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/22—Conversion of dc power input into dc power output with intermediate conversion into ac
- H02M3/24—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters
- H02M3/28—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac
- H02M3/325—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal
- H02M3/335—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/33507—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of the output voltage or current, e.g. flyback converters
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/22—Conversion of dc power input into dc power output with intermediate conversion into ac
- H02M3/24—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters
- H02M3/28—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac
- H02M3/325—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal
- H02M3/335—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/33569—Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only having several active switching elements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/64—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/01—Details
- H03K3/017—Adjustment of width or dutycycle of pulses
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/01—Shaping pulses
- H03K5/04—Shaping pulses by increasing duration; by decreasing duration
- H03K5/05—Shaping pulses by increasing duration; by decreasing duration by the use of clock signals or other time reference signals
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K7/00—Modulating pulses with a continuously-variable modulating signal
- H03K7/08—Duration or width modulation ; Duty cycle modulation
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0003—Details of control, feedback or regulation circuits
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0048—Circuits or arrangements for reducing losses
- H02M1/0054—Transistor switching losses
- H02M1/0058—Transistor switching losses by employing soft switching techniques, i.e. commutation of transistors when applied voltage is zero or when current flow is zero
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/01—Resonant DC/DC converters
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
- Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
- Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes
Definitions
- the present disclosure relates to a pulse-frequency control circuit for controlling a frequency of an output pulse, a microcomputer including the pulse-frequency control circuit, a DC-to-DC converter including the pulse-frequency control circuit, and a pulse-frequency control method for controlling a frequency of an output pulse.
- an output voltage of such a DC-to-DC converter is controlled by controlling a control signal that is provided to the switching element and formed as a pulse sequence for repeatedly switching between the conductive state and the non-conductive state (see Japanese Unexamined Patent Application Publication No. 2013-236295, for example).
- Such a control of the control signal formed as the pulse sequence includes: pulse-width control which controls the duty cycle of the pulse sequence; and pulse-frequency control which controls the frequency of the pulse sequence.
- a pulse-frequency control circuit which, when receiving a reference clock signal, can provide a pulse sequence having a period that is set to an integral multiple of the clock period of the reference clock signal has been conventionally known.
- the forgoing conventional pulse-frequency circuit cannot provide a pulse sequence having a period that is in increments of a duration shorter than the clock period of a reference clock signal.
- the present disclosure is conceived in view of the foregoing problems, and has an object to provide a pulse-frequency control circuit, a microcomputer, a DC-to-DC converter, and a pulse-frequency control method which can provide a pulse sequence having a period that is in increments of a duration shorter than the clock period of a reference clock signal.
- a pulse-frequency control circuit includes: a selection circuit that receives, and selects from among, a plurality of reference clocks whose phases differ from one another and which have a same reference period; a setting register that stores information for identifying a setting period that is in increments of a first duration shorter than the reference period; and a control circuit that causes, based on the information stored in the setting register, the selection circuit to sequentially and repeatedly select, as a determined rising edge, a rising edge occurring at intervals of the setting period from among rising edges of the plurality of reference clocks, in which the selection circuit sequentially and repeatedly generates an output pulse whose rising edge coincides with the determined rising edge selected, to provide an output pulse sequence of the output pulses.
- a microcomputer includes: the above pulse-frequency control circuit; and a setter that writes a value to the setting register.
- a DC-to-DC converter includes: the above microcomputer; a switching element that performs switching of an input voltage in accordance with the output pulse sequence provided from the selection circuit, the input voltage being a direct current input voltage; an energy conversion circuit that, when receiving the input voltage the switching of which has been performed by the switching element, generates an electromotive force due to current fluctuation caused by voltage fluctuation of the input voltage and provides a voltage depending on the electromotive force; and a rectifying and smoothing circuit that rectifies and smoothes the voltage provided from the energy conversion circuit and provides an output voltage, the output voltage being a direct current output voltage, in which the microcomputer further includes a comparator that compares a potential of the output voltage with a predetermined potential, and the setter performs the writing based on a comparison result by the comparator so that the potential of the output voltage is closer to the predetermined potential.
- a pulse-frequency control method is a pulse-frequency control method performed by a pulse-frequency control circuit including a selection circuit, a setting register, and a control circuit, the selection circuit receiving, and selecting from among, a plurality of reference clocks whose phases differ from one another and which have a same reference period.
- the pulse-frequency control method includes: storing, by the setting register, information for identifying a setting period that is in increments of a first duration shorter than the reference period; causing, by the control circuit, based on the information stored by the storing, the selection circuit to sequentially and repeatedly select, as a determined rising edge, a rising edge occurring at intervals of the setting period from among rising edges of the plurality of reference clocks; and sequentially and repeatedly generating, by the selection circuit, an output pulse whose rising edge coincides with the determined rising edge selected, to provide an output pulse sequence of the output pulses.
- pulse-frequency control circuit microcomputer, DC-to-DC converter, and pulse-frequency control method, it is possible to provide the pulse sequence having the period that is in increments of the duration shorter than the clock period of the reference clock signal.
- FIG. 1 illustrates a block diagram of the configuration of a DC-to-DC converter according to an embodiment
- FIG. 2 illustrates a block diagram of the configuration of a pulse-frequency control circuit according to the embodiment
- FIG. 3 illustrates the first timing chart of one specific example of the operation performed by a PWM phase adjustment circuit according to the embodiment in association with other circuits;
- FIG. 4 illustrates the second timing chart of one specific example of the operation performed by the PWM phase adjustment circuit according to the embodiment in association with other circuits;
- FIG. 5 illustrates the first flow chart of a high-resolution pulse-sequence output process according to the embodiment
- FIG. 6 illustrates the second flow chart of the high-resolution pulse-sequence output process according to the embodiment
- FIG. 7 illustrates the first timing chart of one specific example of the operation performed by a PWM phase adjustment circuit according to a variation in association with other circuits
- FIG. 8 illustrates the second timing chart of one specific example of the operation performed by the PWM phase adjustment circuit according to the variation in association with other circuits
- FIG. 9 illustrates a block diagram of the configuration of a DC-to-DC converter according to another variation.
- FIG. 10 illustrates a block diagram of the configuration of a DC-to-DC converter according to another variation.
- each of the drawings is a schematic diagram and thus is not necessarily strictly illustrated.
- substantially the same structural components are assigned with the same reference signs, and redundant descriptions will be omitted or simplified.
- FIG. 1 illustrates a block diagram of the configuration of DC-to-DC converter 3 according to an embodiment.
- DC-to-DC converter 3 includes switching element 31 , energy conversion circuit 32 , rectifying and smoothing circuit 33 , and microcomputer 2 .
- Switching element 31 is implemented by, for example, a gallium nitride field effective transistor (FET). Switching element 31 performs switching of a direct current input voltage in accordance with a control signal (an output pulse sequence described below) provided from microcomputer 2 . The switching now refers to repeatedly switching between a conductive state and a non-conductive state.
- FET gallium nitride field effective transistor
- Energy conversion circuit 32 is implemented by, for example, a transformer. When receiving the input voltage on which the switching is performed by switching element 31 , energy conversion circuit 32 generates an electromotive force due to current fluctuation caused by voltage fluctuation of the input voltage, and provides a voltage depending on the generated electromotive force.
- Rectifying and smoothing circuit 33 is implemented by, for example, one or more diodes and one or more capacitors. Rectifying and smoothing circuit 33 rectifies and smoothes the voltage provided from energy conversion circuit 32 , and provides a direct current output voltage.
- Microcomputer 2 includes comparator 21 , setter 22 , and pulse-frequency control circuit 1 .
- Comparator 21 is implemented by, for example, a comparator. Comparator 21 compares the potential of the output voltage with the predetermined potential.
- Setter 22 is implemented by, for example, causing a processor (not shown) included in microcomputer 2 to execute a program stored on a memory (not shown) included in microcomputer 2 .
- Setter 22 writes a value to a setting register (described below) included in pulse-frequency control circuit 1 . More specifically, based on a comparison result by comparator 21 , this writing is performed so that the potential of the output voltage is closer to the predetermined potential.
- FIG. 2 illustrates a block diagram of the configuration of pulse-frequency control circuit 1 .
- pulse-frequency control circuit 1 includes reference clock generation circuit 11 , selection circuit 12 , setting register 13 , cumulative adder circuit 14 , and control circuit 15 .
- Reference clock generation circuit 11 generates two or more reference clocks, which are received by selection circuit 12 described below, from a microcomputer clock (an input reference clock) used by microcomputer 2 as a clock signal. More specifically, reference clock generation circuit 11 generates N reference clocks whose phases differ by 1/N, where N is an integer greater than or equal to 2, from one another and which have the same period (a reference period) as the input reference clock.
- Reference clock generation circuit 11 is implemented by, for example, a delay locked loop (DLL) circuit.
- DLL delay locked loop
- Selection circuit 12 receives, and selects from among, the reference clocks whose phases differ from one another and which have the same reference period. More specifically, selection circuit 12 receives, and selects from among, N reference clocks generated by reference clock generation circuit 11 .
- selection circuit 12 is controlled by control circuit 15 (described below) to repeatedly select a determined rising edge (described below) from among the rising edges of the reference clocks, and sequentially and repeatedly generates an output pulse whose rising edge coincides with the selected determined rising edge to provide an output pulse sequence of the generated output pulses.
- Selection circuit 12 is also controlled by control circuit 15 to select a determined falling edge (described below) corresponding to the selected determined rising edge, and generates the output pulse whose rising edge coincides with the selected determined rising edge and whose falling edge coincides with the selected determined falling edge.
- Setting register 13 stores information for identifying a setting period that is in increments of a duration (the first duration) shorter than the reference period. More specifically, setting register 13 comprises: period setting register (first register) 131 which stores the first information for identifying integer part M, where M is an integer greater than or equal to 1, of a quotient obtained by dividing the setting period by the reference period; high-resolution period setting register (second register) 132 which stores the second information for identifying fractional part L of the quotient, where L is a decimal fraction greater than or equal to 0 and less than 1; and pulse width setting register (third register) 133 which stores the third information for identifying integer P, where P is an integer greater than or equal to 1 and less than M.
- period setting register first register
- second register which stores the second information for identifying fractional part L of the quotient, where L is a decimal fraction greater than or equal to 0 and less than 1
- pulse width setting register (third register) 133 which stores the third information for identifying integer P, where P is an
- registers can be set by setter 22 as needed.
- cumulative adder circuit 14 Based on the second information stored in high-resolution period setting register (second resister) 132 , cumulative adder circuit 14 cumulatively adds L/2 every time the rising edge or the falling edge occurs in the output pulse sequence provided from selection circuit 12 . When L/2 is added J times, where J is an integer greater than or equal to 0, cumulative adder circuit 14 calculates cumulative sum LL(J).
- cumulative adder circuit 14 calculates new LL(J) by subtracting 1 from the obtained LL(J), (ii) updates the information stored in period setting register (first register) 131 from the information for identifying M to the information for identifying M+1, and (iii) further updates the information stored in period setting register (first register) 131 from the information for identifying M+1 to the information for identifying M at a time when the rising edge occurs after the update (ii) in the output pulse sequence provided from selection circuit 12 .
- cumulative adder circuit 14 updates the information stored in pulse width setting register (third resister) 133 from the information for identifying P to the information for identifying P+1, and (v) further updates the information stored in pulse width setting register (third register) 133 from the information for identifying P+1 to the information for identifying P at a time when the rising edge occurs after the update (iv) in the output pulse sequence provided from selection circuit 12 .
- control circuit 15 Based on the information stored in setting register 13 , control circuit 15 causes selection circuit 12 to sequentially and repeatedly select, as the determined rising edge, a rising edge occurring at intervals of the setting period from among the rising edges of the reference clocks. More specifically, control circuit 15 ( i ) based on the first information stored in period setting register (first resister) 131 , sequentially and repeatedly generates a normal pulse having a period that is M times the reference period, and thereby generates a normal pulse sequence of the normal pulses, and (ii) based on the second information stored in high-resolution period setting register (second resister) 132 , causes selection circuit 12 to sequentially and repeatedly select the determined rising edge so that in K-th selection, where K is an integer greater than or equal to 0, a rising edge of one of the reference clocks which is delayed relative to the first rising edge of the normal pulse sequence by a duration that is LL(2 ⁇ K) times the reference period is selected as the determined rising edge, and in (K+1)-th selection, a rising edge of one
- control circuit 15 when causing selection circuit 12 to select, as the first determined rising edge, the rising edge of one of the reference clocks which is delayed relative to the first rising edge of the normal pulse sequence by the duration that is LL(2 ⁇ K) times the reference period, control circuit 15 further causes, based on the third information stored in pulse width setting register (third resister) 133 , selection circuit 12 to select, as the first determined falling edge corresponding to the first determined rising edge, a rising edge of one of the reference clocks which is delayed relative to the first rising edge by a duration that is P+LL(2 ⁇ K+1) times the reference period.
- Control circuit 15 includes PWM binary counter 151 , period control circuit 152 , PWM waveform generation circuit 153 , and PWM phase adjustment circuit 154 .
- PWM binary counter 151 is a counter that increments a count value by 1 at a rising edge of the inputted microcomputer clock, and outputs the incremented count value at the next rising edge of the microcomputer clock.
- period control circuit 152 initializes the count value of PWM binary counter 151 every time the count value reaches M ⁇ 1.
- normalize the count value means that the count value is set to an initial value of 0.
- PWM waveform generation circuit 153 sequentially and repeatedly generates a normal pulse (i) whose rising edge occurs at a time when the initialized value is outputted from PWM binary counter 151 , and (ii) whose falling edge occurs at a time when the count value equal to P is outputted from PWM binary counter 151 .
- PWM phase adjustment circuit 154 causes selection circuit 12 to sequentially and repeatedly select the determined rising edge so that in K-th selection, where K is an integer greater than or equal to 0, a rising edge of one of the reference clocks which is delayed relative to the first rising edge of the normal pulse sequence by a duration that is LL(2 ⁇ K) times the reference period is selected as the determined rising edge, and in (K+1)-th selection, a rising edge of one of the reference clocks which is delayed relative to the rising edge following the first rising edge of the normal pulse sequence by a duration that is LL(2 ⁇ (K+1)) times the reference period is selected as the determined rising edge.
- PWM phase adjustment circuit 154 when causing selection circuit 12 to select, as the first determined rising edge, the rising edge of one of the reference clocks which is delayed relative to the first rising edge of the normal pulse sequence by the duration that is LL(2 ⁇ K) times the reference period, PWM phase adjustment circuit 154 further causes, sequentially and repeatedly based on the third information stored in pulse width setting register 133 , selection circuit 12 to select, as the first determined falling edge corresponding to the first determined rising edge, a rising edge of one of the reference clocks which is delayed relative to the first rising edge by a duration that is P+LL(2 ⁇ K+1) times the reference period.
- PWM phase adjustment circuit 154 in association with other circuits will be described with reference to drawings and a specific example.
- FIGS. 3 and 4 illustrate a timing chart of one specific example of the operation performed by PWM phase adjustment circuit 154 in association with other circuits.
- FIGS. 3 and 4 illustrate a specific example where N is 5, M is 6, the first information for identifying M is 5 for M ⁇ 1, L/2 and the second information for identifying L are 0.2, the third information for identifying P is 2 for P ⁇ 1, and the period of the microcomputer clock is t.
- the “reference point” refers to a time point when 0 is outputted by the PWM binary counter while cumulative sum LL calculated by cumulative adder circuit 14 is 0.
- FIG. 3 illustrates a timing chart including a duration that is 10 times the period of the microcomputer clock from the reference point.
- FIG. 4 illustrates a timing chart including a duration that is 20 times the period of the microcomputer clock from the reference point.
- reference clock generation circuit 11 provides 5 reference clocks, i.e. N reference clocks, whose phases differ by 0.2t, i.e. (1/N) ⁇ t, from one another and which have the same period as the microcomputer clock.
- reference clock generation circuit 11 provides: the zero-th reference clock whose phase is the same as that of the microcomputer clock; the first reference clock whose phase is delayed by 0.2t relative to the microcomputer clock; the second reference clock whose phase is delayed by 0.4t relative to the microcomputer clock; the third reference clock whose phase is delayed by 0.6t relative to the microcomputer clock; and the fourth reference clock whose phase is delayed by 0.8t relative to the microcomputer clock.
- PWM waveform generation circuit 153 starts to provide a normal pulse whose rising edge occurs at a time when 0 is outputted from PWM binary counter 151 .
- PWM phase adjustment circuit 154 causes selection circuit 12 to select, as the zero-th determined rising edge, a rising edge of the zero-th reference clock which is delayed by 0t, i.e. 0 ⁇ t where 0 is cumulative sum LL, relative to the rising edge of the normal pulse, i.e. coincides with the rising edge of the normal pulse. Then, selection circuit 12 starts to generate an output pulse so that the rising edge of the output pulse coincides with the reference point. After this, cumulative adder circuit 14 adds 0.2, i.e. L/2, to cumulative sum LL of 0, and cumulative sum LL is set to 0.2.
- PWM waveform generation circuit 153 generates the normal pulse so that the falling edge of the normal pulse occurs at a time when 3, i.e. P, is outputted from PWM binary counter 151 .
- the pulse width of the normal pulse generated by PWM waveform generation circuit 153 is 3t, i.e. P ⁇ t.
- PWM phase adjustment circuit 154 causes selection circuit 12 to select, as the zero-th determined falling edge, a rising edge of the first reference clock which is delayed by 3.2t, i.e. (3+0.2) ⁇ t where 3 is P and 0.2 is cumulative sum LL, relative to the reference point. Then, selection circuit 12 generates the output pulse so that the falling edge of the output pulse is delayed by 3.2t relative to the reference point.
- the pulse width of the output pulse generated by selection circuit 12 is 3.2t, i.e. (P+L/2) ⁇ t.
- cumulative adder circuit 14 adds 0.2, i.e. L/2, to cumulative sum LL, and cumulative sum LL is set to 0.4.
- PWM waveform generation circuit 153 starts to provide a new normal pulse whose rising edge occurs at a time when 0 is outputted from PWM binary counter 151 (the first rising point shown in FIG. 3 ).
- the period of the last normal pulse outputted by PWM waveform generation circuit 153 is 6t, i.e. M ⁇ t.
- PWM phase adjustment circuit 154 causes selection circuit 12 to select, as the first determined rising edge, a rising edge of the second reference clock which is delayed by 0.4t, i.e. 0.4 ⁇ t where 0.4 is cumulative sum LL, relative to the first rising point. Then, selection circuit 12 starts to generate a new output pulse so that the rising edge of the new output pulse is delayed by 0.4t relative to the first rising point. Thus, the period of the output pulse generated by selection circuit 12 is 6.4t.
- cumulative adder circuit 14 adds 0.2, i.e. L/2, to cumulative sum LL, and cumulative sum LL is set to 0.6.
- PWM waveform generation circuit 153 generates the new normal pulse so that the falling edge of the new normal pulse occurs at a time when 3, i.e. P, is outputted from PWM binary counter 151 .
- the pulse width of the new normal pulse generated by PWM waveform generation circuit 153 is 3t, i.e. P ⁇ t.
- PWM phase adjustment circuit 154 causes selection circuit 12 to select, as the first determined falling edge, a rising edge of the third reference clock which is delayed by 3.6t, i.e. (3+0.6) ⁇ t where 3 is P and 0.6 is cumulative sum LL, relative to the first rising point. Then, selection circuit 12 generates the new output pulse so that the falling edge of the new output pulse is delayed by 3.6t relative to the first rising point. Thus, the pulse width of the new output pulse generated by selection circuit 12 is 3.2t.
- cumulative adder circuit 14 adds 0.2, i.e. L/2, to cumulative sum LL, and cumulative sum LL is set to 0.8.
- PWM waveform generation circuit 153 After cumulative sum LL is set to 0.8 by cumulative adder circuit 14 , PWM waveform generation circuit 153 starts to provide a new normal pulse whose rising edge occurs at a time when 0 is outputted from PWM binary counter 151 (the second rising point shown in FIG. 4 ). Thus, the period of the last normal pulse outputted by PWM waveform generation circuit 153 is 6t, i.e. M ⁇ t.
- PWM phase adjustment circuit 154 causes selection circuit 12 to select, as the second determined rising edge, a rising edge of the fourth reference clock (not shown in FIG. 4 ) which is delayed by 0.8t, i.e. 0.8 ⁇ t where 0.8 is cumulative sum LL, relative to the second rising point. Then, selection circuit 12 starts to generate an output pulse so that the rising edge of the output pulse is delayed by 0.8t relative to the second rising point. Thus, the period of the output pulse generated by selection circuit 12 is 6.4t.
- cumulative adder circuit 14 adds 0.2, i.e. L/2, to cumulative sum LL, and cumulative sum LL is set to 1.
- Cumulative sum LL is now greater than or equal to 1. Accordingly, cumulative adder circuit 14 : subtracts 1 from cumulative sum LL to set new cumulative sum LL of 0; updates the value stored in period setting register 131 from 5, i.e. M ⁇ 1, to 6, i.e. M ⁇ 1+1; and also updates the value stored in pulse width setting register 133 from 2, i.e. P ⁇ 1, to 3, i.e. P ⁇ 1+1.
- PWM waveform generation circuit 153 generates the new normal pulse so that the falling edge of the new normal pulse occurs at a time when 4, i.e. P+1, is outputted from PWM binary counter 151 .
- the pulse width of the new normal pulse generated by PWM waveform generation circuit 153 is 4t, i.e. (P+1)t.
- PWM phase adjustment circuit 154 causes selection circuit 12 to select, as the second determined falling edge, a rising edge of the zero-th reference clock which is delayed by 4t, i.e. (P+1+0) ⁇ t where P is 3 and 0 is cumulative sum LL, relative to the second rising point. Then, selection circuit 12 generates the output pulse so that the falling edge of the output pulse is delayed by 4t relative to the second rising point.
- the pulse width of the output pulse generated by selection circuit 12 is 3.2t.
- cumulative adder circuit 14 adds 0.2, i.e. L/2, to cumulative sum LL, and cumulative sum LL is set to 0.2.
- PWM binary counter 151 outputs the count value of 5, outputs the count value of 6, and then outputs the initial value of 0.
- PWM waveform generation circuit 153 starts to provide a normal pulse whose rising edge occurs at a time when 0 is outputted from PWM binary counter 151 (the third rising point shown in FIG. 4 ).
- the period of the last normal pulse outputted by PWM waveform generation circuit 153 is 7t.
- PWM phase adjustment circuit 154 causes selection circuit 12 to select, as the third determined rising edge, a rising edge of the first reference clock (not shown in FIG. 4 ) which is delayed by 0.2t, i.e. 0.2 ⁇ t where 0.2 is cumulative sum LL, relative to the third rising point. Then, selection circuit 12 starts to generate an output pulse so that the rising edge of the output pulse is delayed by 0.2t relative to the third rising point. Thus, the period of the output pulse generated by selection circuit 12 is 6.4t.
- cumulative adder circuit 14 updates the value stored in period setting register 131 from 6, i.e. M ⁇ 1+1, to 5, i.e. M ⁇ 1, and also updates the value stored in pulse width setting register 133 from 3, i.e. P ⁇ 1+1, to 2, i.e. P ⁇ 1.
- PWM phase adjustment circuit 154 repeats the same operation, and thereby controls selection circuit 12 in association with other circuits to continue to provide from selection circuit 12 the output pulse sequence having a pulse width of 3.2t, i.e. (P+L/2) ⁇ t, and a period of 6.4t, i.e. (M+L) ⁇ t.
- period setting register 131 is set to M ⁇ 1 by setter 22 , where M is an integer greater than or equal to 1
- high-resolution period setting register 132 is set to L by setter 22 , where L is a decimal fraction greater than or equal to 0 and less than 1
- pulse width setting register 133 is set to P ⁇ 1 by setter 22 , where P is an integer greater than or equal to 1 and less than M
- pulse-frequency control circuit 1 having the above configuration continues to provide the output pulse sequence having a pulse width of (P+L/2) ⁇ t and a period of (M+L) ⁇ t.
- L is now a decimal fraction, and thus this output pulse sequence can have a period that is in increments of a duration shorter than the period of the microcomputer clock.
- Pulse-frequency control circuit 1 having the above configuration performs a high-resolution pulse-sequence output process as its distinctive operation.
- This high-resolution pulse-sequence output process provides an output pulse sequence having a period that is in increments of a duration shorter than the period of the inputted microcomputer clock.
- FIGS. 5 and 6 illustrate the flow chart of the high-resolution pulse-sequence output process.
- the high-resolution pulse-sequence output process starts by receiving the microcomputer clock in pulse-frequency control circuit 1 after PWM binary counter 151 is initialized to 0, cumulative sum LL is also initialized to 0, and period setting register 131 , high-resolution period setting register 132 , and pulse width setting register 133 are set by setter 22 .
- the period of the microcomputer clock is t; the number of reference clocks is N, where N is an integer greater than 2; and at a time when the high-resolution pulse-sequence output process starts, the value stored in period setting register 131 is M ⁇ 1, where M is an integer greater than or equal to 1, the value stored in high-resolution period setting register 132 is L, where L is a decimal fraction greater than or equal to 0 and less than 1, and the value stored in pulse width setting register 133 is P ⁇ 1, where P is an integer greater than or equal to 1 and less than M.
- reference clock generation circuit 11 starts to generate N reference clocks whose phases differ by 1/N from one another and which have the same period of t, and PWM binary counter 151 starts to count the number of the rising edges of the microcomputer clock. After this, as long as the microcomputer clock is inputted, reference clock generation circuit 11 continues to generate the N reference clocks, and PWM binary counter 151 continues to count the number of the rising edges of the microcomputer clock although being sometimes initialized.
- PWM waveform generation circuit 153 starts to generate a normal pulse whose rising edge occurs at a time when the initial value of 0 is outputted (step S 10 ).
- PWM phase adjustment circuit 154 causes selection circuit 12 to select, as the determined rising edge, a riding edge of one of the reference clocks which is delayed by LL ⁇ t relative to the rising edge of the normal pulse. Then, selection circuit 12 starts to generate an output pulse whose rising edge is delayed by LL ⁇ t relative to the rising edge of the normal pulse (step S 15 ). After this, cumulative adder circuit 14 adds L/2 to cumulative sum LL (step S 20 ).
- cumulative adder circuit 14 determines whether or not cumulative sum LL is greater than or equal to 1 (step S 25 ).
- step S 25 When cumulative sum LL is not greater than or equal to 1 at step S 25 (step S 25 : No), PWM binary counter 151 outputs the count value of P ⁇ 1 (step S 30 ), and PWM waveform generation circuit 153 causes the falling edge of the generated normal pulse to occur at a time when the count value of P ⁇ 1 is outputted from PWM binary counter 151 (step S 35 ).
- PWM phase adjustment circuit 154 causes selection circuit 12 to select, as the determined falling edge, a riding edge of one of the reference clocks which is delayed by (P+LL) ⁇ t relative to the rising edge of the normal pulse. Then, selection circuit 12 causes the falling edge of the generated output pulse to be delayed by (P+LL) ⁇ t relative to the rising edge of the normal pulse (step S 40 ). After this, cumulative adder circuit 14 adds L/2 to cumulative sum LL (step S 45 ).
- cumulative adder circuit 14 determines whether or not cumulative sum LL is greater than or equal to 1 (step S 50 ).
- step S 50 When cumulative sum LL is not greater than or equal to 1 at step S 50 (step S 50 : No), PWM binary counter 151 outputs the count value of 0 (step S 55 ), and pulse-frequency control circuit 1 returns to step S 10 and continues the subsequent steps.
- step S 25 When cumulative sum LL is greater than or equal to 1 at step S 25 (step S 25 : Yes), cumulative adder circuit 14 calculates new cumulative sum LL by subtracting 1 from cumulative sum LL (step S 100 , see FIG. 6 ), updates the value stored in period setting register 131 from M ⁇ 1 to M, and also updates the value stored in pulse width setting register 133 from P ⁇ 1 to P (step S 105 ).
- PWM binary counter 151 outputs the count value of P (step S 110 ), and PWM waveform generation circuit 153 causes the falling edge of the generated normal pulse to occur at a time when the count value of P is outputted from PWM binary counter 151 (step S 115 ).
- PWM phase adjustment circuit 154 causes selection circuit 12 to select, as the determined falling edge, a riding edge of one of the reference clocks which is delayed by (P+1+LL) ⁇ t relative to the rising edge of the normal pulse. Then, selection circuit 12 causes the falling edge of the generated output pulse to be delayed by (P+1+LL) ⁇ t relative to the rising edge of the normal pulse (step S 120 ). After this, cumulative adder circuit 14 adds L/2 to cumulative sum LL (step S 125 ).
- PWM binary counter 151 outputs the count value of 0 (step S 130 ), and PWM waveform generation circuit 153 starts to generate a normal pulse whose rising edge occurs at a time when the initial value of 0 is outputted (step S 135 ).
- PWM phase adjustment circuit 154 causes selection circuit 12 to select, as the determined rising edge, a riding edge of one of the reference clocks which is delayed by LL ⁇ t relative to the rising edge of the normal pulse. Then, selection circuit 12 starts to generate an output pulse whose rising edge is delayed by LL ⁇ t relative to the rising edge of the normal pulse (step S 140 ). After this, cumulative adder circuit 14 updates the value stored in period setting register 131 from M to M ⁇ 1, and also updates the value stored in pulse width setting register 133 from P to P ⁇ 1 (step S 145 ).
- pulse-frequency control circuit 1 After step S 145 , pulse-frequency control circuit 1 returns to step S 20 (see FIG. 5 ) and continues the subsequent steps.
- step S 50 When cumulative sum LL is greater than or equal to 1 at step S 50 (step S 50 : Yes), cumulative adder circuit 14 calculates new cumulative sum LL by subtracting 1 from cumulative sum LL (step S 150 , see FIG. 6 ), updates the value stored in period setting register 131 from M ⁇ 1 to M, and also updates the value stored in pulse width setting register 133 from P ⁇ 1 to P (step S 155 ).
- pulse-frequency control circuit 1 proceeds to step S 130 and continues the subsequent steps.
- pulse-frequency control circuit 1 can provide the output pulse sequence having the period that is in increments of the duration shorter than the period of the microcomputer clock.
- this pulse-frequency control circuit 1 it is possible to achieve the switching frequency control of switching element 31 in higher resolution than the conventional pulse-frequency control circuit which provides an output pulse sequence having a period that is an integral multiple of the period of the microcomputer clock.
- DC-to-DC converter 3 according to this embodiment and including pulse-frequency control circuit 1 can more accurately control the output voltage than the conventional DC-to-DC converter including the conventional pulse-frequency control circuit.
- FIGS. 7 and 8 illustrate a timing chart of another specific example of the operation performed by PWM phase adjustment circuit 154 in association with other circuits.
- FIGS. 7 and 8 illustrate a specific example where N is 5, M is 6, the first information for identifying M is 5 for M ⁇ 1, L/2 and the second information for identifying L are 0.2, P is 2, the third information for identifying P is 1 for P ⁇ 1, and the period of a microcomputer clock is t.
- PWM waveform generation circuit 153 starts to provide a normal pulse whose rising edge occurs at a time when 0 is outputted from PWM binary counter 151 .
- PWM phase adjustment circuit 154 causes selection circuit 12 to select, as the zero-th determined rising edge, a rising edge of the zero-th reference clock which is delayed by 0t, i.e. 0 ⁇ t where 0 is cumulative sum LL, relative to the rising edge of the normal pulse, i.e. coincides with the rising edge of the normal pulse. Then, selection circuit 12 starts to generate an output pulse so that the rising edge of the output pulse coincides with the reference point. After this, cumulative adder circuit 14 adds 0.2, i.e. L/2, to cumulative sum LL of 0, and cumulative sum LL is set to 0.2.
- PWM waveform generation circuit 153 generates the normal pulse so that the falling edge of the normal pulse occurs at a time when 2, i.e. P, is outputted from PWM binary counter 151 .
- the pulse width of the normal pulse generated by PWM waveform generation circuit 153 is 2t, i.e. P ⁇ t.
- PWM phase adjustment circuit 154 causes selection circuit 12 to select, as the zero-th determined falling edge, a rising edge of the first reference clock which is delayed by 2.2t, i.e. (2+0.2) ⁇ t where 2 is P and 0.2 is cumulative sum LL, relative to the reference point. Then, selection circuit 12 generates the output pulse so that the falling edge of the output pulse is delayed by 2.2t relative to the reference point.
- the pulse width of the output pulse generated by selection circuit 12 is 2.2t, i.e. (P+L/2) ⁇ t.
- cumulative adder circuit 14 adds 0.2, i.e. L/2, to cumulative sum LL, and cumulative sum LL is set to 0.4.
- PWM waveform generation circuit 153 starts to provide a new normal pulse whose rising edge occurs at a time when 0 is outputted from PWM binary counter 151 (the first rising point shown in FIG. 7 ).
- the period of the last normal pulse outputted by PWM waveform generation circuit 153 is 6t, i.e. M ⁇ t.
- PWM phase adjustment circuit 154 causes selection circuit 12 to select, as the first determined rising edge, a rising edge of the second reference clock which is delayed by 0.4t, i.e. 0.4 ⁇ t where 0.4 is cumulative sum LL, relative to the first rising point. Then, selection circuit 12 starts to generate a new output pulse so that the rising edge of the new output pulse is delayed by 0.4t relative to the first rising point. Thus, the period of the output pulse generated by selection circuit 12 is 6.4t.
- cumulative adder circuit 14 adds 0.2, i.e. L/2, to cumulative sum LL, and cumulative sum LL is set to 0.6.
- PWM waveform generation circuit 153 generates the new normal pulse so that the falling edge of the new normal pulse occurs at a time when 2, i.e. P, is outputted from PWM binary counter 151 .
- the pulse width of the new normal pulse generated by PWM waveform generation circuit 153 is 2t, i.e. P ⁇ t.
- PWM phase adjustment circuit 154 causes selection circuit 12 to select, as the first determined falling edge, a rising edge of the third reference clock which is delayed by 2.6t, i.e. (2+0.6) ⁇ t where 2 is P and 0.6 is cumulative sum LL, relative to the first rising point. Then, selection circuit 12 generates the new output pulse so that the falling edge of the new output pulse is delayed by 2.6t relative to the first rising point.
- the pulse width of the new output pulse generated by selection circuit 12 is 2.2t.
- cumulative adder circuit 14 adds 0.2, i.e. L/2, to cumulative sum LL, and cumulative sum LL is set to 0.8.
- PWM waveform generation circuit 153 After cumulative sum LL is set to 0.8 by cumulative adder circuit 14 , PWM waveform generation circuit 153 starts to provide a new normal pulse whose rising edge occurs at a time when 0 is outputted from PWM binary counter 151 (the second rising point shown in FIG. 8 ). Thus, the period of the last normal pulse outputted by PWM waveform generation circuit 153 is 6t, i.e. M ⁇ t.
- PWM phase adjustment circuit 154 causes selection circuit 12 to select, as the second determined rising edge, a rising edge of the fourth reference clock (not shown in FIG. 8 ) which is delayed by 0.8t, i.e. 0.8 ⁇ t where 0.8 is cumulative sum LL, relative to the second rising point. Then, selection circuit 12 starts to generate an output pulse so that the rising edge of the output pulse is delayed by 0.8t relative to the second rising point. Thus, the period of the output pulse generated by selection circuit 12 is 6.4t.
- cumulative adder circuit 14 adds 0.2, i.e. L/2, to cumulative sum LL, and cumulative sum LL is set to 1.
- Cumulative sum LL is now greater than or equal to 1. Accordingly, cumulative adder circuit 14 : subtracts 1 from cumulative sum LL to set new cumulative sum LL of 0; updates the value stored in period setting register 131 from 5, i.e. M ⁇ 1, to 6, i.e. M ⁇ 1+1; and also updates the value stored in pulse width setting register 133 from 1, i.e. P ⁇ 1, to 2, i.e. P ⁇ 1+1.
- PWM waveform generation circuit 153 generates the new normal pulse so that the falling edge of the new normal pulse occurs at a time when 3, i.e. P+1, is outputted from PWM binary counter 151 .
- the pulse width of the new normal pulse generated by PWM waveform generation circuit 153 is 3t, i.e. (P+1)t.
- PWM phase adjustment circuit 154 causes selection circuit 12 to select, as the second determined falling edge, a rising edge of the zero-th reference clock which is delayed by 3t, i.e. (P+1+0) ⁇ t where P is 2 and 0 is cumulative sum LL, relative to the second rising point. Then, selection circuit 12 generates the output pulse so that the falling edge of the output pulse is delayed by 3t relative to the second rising point.
- the pulse width of the output pulse generated by selection circuit 12 is 2.2t.
- cumulative adder circuit 14 adds 0.2, i.e. L/2, to cumulative sum LL, and cumulative sum LL is set to 0.2.
- PWM binary counter 151 outputs the count value of 5, outputs the count value of 6, and then outputs the initial value of 0.
- PWM waveform generation circuit 153 starts to provide a normal pulse whose rising edge occurs at a time when 0 is outputted from PWM binary counter 151 (the third rising point shown in FIG. 8 ).
- the period of the last normal pulse outputted by PWM waveform generation circuit 153 is 7t.
- PWM phase adjustment circuit 154 causes selection circuit 12 to select, as the third determined rising edge, a rising edge of the first reference clock (not shown in FIG. 8 ) which is delayed by 0.2t, i.e. 0.2 ⁇ t where 0.2 is cumulative sum LL, relative to the third rising point. Then, selection circuit 12 starts to generate an output pulse so that the rising edge of the output pulse is delayed by 0.2t relative to the third rising point. Thus, the period of the output pulse generated by selection circuit 12 is 6.4t.
- cumulative adder circuit 14 updates the value stored in period setting register 131 from 6, i.e. M ⁇ 1+1, to 5, i.e. M ⁇ 1, and also updates the value stored in pulse width setting register 133 from 2, i.e. P ⁇ 1+1, to 1, i.e. P ⁇ 1.
- PWM phase adjustment circuit 154 repeats the same operation, and thereby controls selection circuit 12 in association with other circuits to continue to provide from selection circuit 12 the output pulse sequence having a pulse width of 2.2t, i.e. (P+L/2) ⁇ t, and a period of 6.4t, i.e. (M+L) ⁇ t.
- pulse-frequency control circuit 1 having the above configuration can provide an output pulse sequence having a different duty cycle in accordance with a combination of M and P.
- DC-to-DC converter 3 having the configuration shown in FIG. 1 has been illustrated as one example of the DC-to-DC converter according to an aspect of the present disclosure.
- DC-to-DC converter according to an aspect of the present disclosure need not necessarily be limited to DC-to-DC converter 3 having the configuration shown in FIG. 1 .
- FIG. 9 illustrates a block diagram of the configuration of DC-to-DC converter 3 A which is one other example of the DC-to-DC converter according to an aspect of the present disclosure.
- DC-to-DC converter 3 A includes switching element 91 , energy conversion circuit 92 , rectifying and smoothing circuit 93 , and microcomputer 2 .
- DC-to-DC converter 3 according to the foregoing embodiment (see FIG. 1 ) is an implementation example in which energy conversion circuit 32 includes a transformer, whereas this DC-to-DC converter 3 A is an implementation example in which energy conversion circuit 92 includes a coil instead of the transformer, i.e. a chopper type DC-to-DC converter.
- FIG. 10 illustrates a block diagram of the configuration of DC-to-DC converter 3 B which is another example of the DC-to-DC converter according to an aspect of the present disclosure.
- DC-to-DC converter 3 B includes first switching element 101 A, second switching element 101 B, energy conversion circuit 102 , rectifying and smoothing circuit 103 , and microcomputer 2 A.
- DC-to-DC converter 3 according to the foregoing embodiment (see FIG. 1 ) is an implementation example including one switching element and pulse-frequency control circuit 1 which provides one output pulse sequence, whereas this DC-to-DC converter 3 B is an implementation example including two switching elements which switch in different phases, and pulse-frequency control circuit 1 A whose functionality is partially modified from pulse-frequency control circuit 1 according to the foregoing embodiment to provide two output pulse sequences whose phases differ from each other.
- pulse-frequency control circuit 1 has been described as being included in a microcomputer (microcomputer 2 ).
- the pulse-frequency control circuit need not necessarily be limited to the configuration included in a microcomputer.
- pulse-frequency control circuit 1 may be implemented as a single semiconductor integrated circuit instead of being included in a microcomputer.
- pulse-frequency control circuit 1 may be included in an electronic component other than a microcomputer.
- the present disclosure is broadly applicable to a circuit that provides a pulse.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Dc-Dc Converters (AREA)
- Pulse Circuits (AREA)
- Manipulation Of Pulses (AREA)
Abstract
Description
- This application is a U.S. continuation application of PCT International Patent Application Number PCT/JP2017/040869 filed on Nov. 14, 2017, claiming the benefit of priority of Japanese Patent Application Number 2016-230490 filed on Nov. 28, 2016, the entire contents of which are hereby incorporated by reference.
- The present disclosure relates to a pulse-frequency control circuit for controlling a frequency of an output pulse, a microcomputer including the pulse-frequency control circuit, a DC-to-DC converter including the pulse-frequency control circuit, and a pulse-frequency control method for controlling a frequency of an output pulse.
- Conventionally, a DC-to-DC converter including a switching element that is repeatedly switchable between a conductive state and a non-conductive state has been known.
- In general, an output voltage of such a DC-to-DC converter is controlled by controlling a control signal that is provided to the switching element and formed as a pulse sequence for repeatedly switching between the conductive state and the non-conductive state (see Japanese Unexamined Patent Application Publication No. 2013-236295, for example).
- Such a control of the control signal formed as the pulse sequence includes: pulse-width control which controls the duty cycle of the pulse sequence; and pulse-frequency control which controls the frequency of the pulse sequence.
- As a control circuit for performing the pulse-frequency control, a pulse-frequency control circuit which, when receiving a reference clock signal, can provide a pulse sequence having a period that is set to an integral multiple of the clock period of the reference clock signal has been conventionally known.
- Unfortunately, the forgoing conventional pulse-frequency circuit cannot provide a pulse sequence having a period that is in increments of a duration shorter than the clock period of a reference clock signal.
- The present disclosure is conceived in view of the foregoing problems, and has an object to provide a pulse-frequency control circuit, a microcomputer, a DC-to-DC converter, and a pulse-frequency control method which can provide a pulse sequence having a period that is in increments of a duration shorter than the clock period of a reference clock signal.
- A pulse-frequency control circuit according to one aspect of the present disclosure includes: a selection circuit that receives, and selects from among, a plurality of reference clocks whose phases differ from one another and which have a same reference period; a setting register that stores information for identifying a setting period that is in increments of a first duration shorter than the reference period; and a control circuit that causes, based on the information stored in the setting register, the selection circuit to sequentially and repeatedly select, as a determined rising edge, a rising edge occurring at intervals of the setting period from among rising edges of the plurality of reference clocks, in which the selection circuit sequentially and repeatedly generates an output pulse whose rising edge coincides with the determined rising edge selected, to provide an output pulse sequence of the output pulses.
- A microcomputer according to one aspect of the present disclosure includes: the above pulse-frequency control circuit; and a setter that writes a value to the setting register.
- A DC-to-DC converter according to one aspect of the present disclosure includes: the above microcomputer; a switching element that performs switching of an input voltage in accordance with the output pulse sequence provided from the selection circuit, the input voltage being a direct current input voltage; an energy conversion circuit that, when receiving the input voltage the switching of which has been performed by the switching element, generates an electromotive force due to current fluctuation caused by voltage fluctuation of the input voltage and provides a voltage depending on the electromotive force; and a rectifying and smoothing circuit that rectifies and smoothes the voltage provided from the energy conversion circuit and provides an output voltage, the output voltage being a direct current output voltage, in which the microcomputer further includes a comparator that compares a potential of the output voltage with a predetermined potential, and the setter performs the writing based on a comparison result by the comparator so that the potential of the output voltage is closer to the predetermined potential.
- A pulse-frequency control method according to one aspect of the present disclosure is a pulse-frequency control method performed by a pulse-frequency control circuit including a selection circuit, a setting register, and a control circuit, the selection circuit receiving, and selecting from among, a plurality of reference clocks whose phases differ from one another and which have a same reference period. The pulse-frequency control method includes: storing, by the setting register, information for identifying a setting period that is in increments of a first duration shorter than the reference period; causing, by the control circuit, based on the information stored by the storing, the selection circuit to sequentially and repeatedly select, as a determined rising edge, a rising edge occurring at intervals of the setting period from among rising edges of the plurality of reference clocks; and sequentially and repeatedly generating, by the selection circuit, an output pulse whose rising edge coincides with the determined rising edge selected, to provide an output pulse sequence of the output pulses.
- With the foregoing pulse-frequency control circuit, microcomputer, DC-to-DC converter, and pulse-frequency control method, it is possible to provide the pulse sequence having the period that is in increments of the duration shorter than the clock period of the reference clock signal.
- These and other objects, advantages and features of the disclosure will become apparent from the following description thereof taken in conjunction with the accompanying drawings that illustrate a specific embodiment of the present disclosure.
-
FIG. 1 illustrates a block diagram of the configuration of a DC-to-DC converter according to an embodiment; -
FIG. 2 illustrates a block diagram of the configuration of a pulse-frequency control circuit according to the embodiment; -
FIG. 3 illustrates the first timing chart of one specific example of the operation performed by a PWM phase adjustment circuit according to the embodiment in association with other circuits; -
FIG. 4 illustrates the second timing chart of one specific example of the operation performed by the PWM phase adjustment circuit according to the embodiment in association with other circuits; -
FIG. 5 illustrates the first flow chart of a high-resolution pulse-sequence output process according to the embodiment; -
FIG. 6 illustrates the second flow chart of the high-resolution pulse-sequence output process according to the embodiment; -
FIG. 7 illustrates the first timing chart of one specific example of the operation performed by a PWM phase adjustment circuit according to a variation in association with other circuits; -
FIG. 8 illustrates the second timing chart of one specific example of the operation performed by the PWM phase adjustment circuit according to the variation in association with other circuits; -
FIG. 9 illustrates a block diagram of the configuration of a DC-to-DC converter according to another variation; and -
FIG. 10 illustrates a block diagram of the configuration of a DC-to-DC converter according to another variation; and - Hereinafter, a specific example of a pulse-frequency control circuit, a microcomputer, a DC-to-DC converter, and a pulse-frequency control method according to one aspect of the present disclosure will be described with reference to the drawings. It should be noted that the subsequently-described embodiment shows a generic or specific example of the present disclosure. Therefore, numerical values, shapes, materials, structural components, the arrangement and connection of the structural components, processes, the order of processes, etc. shown in the following embodiment are mere examples, and are not intended to limit the scope of the present disclosure. Furthermore, among the structural components in the following embodiment, components not recited in the independent claim which indicates the broadest concept of the present disclosure are described as arbitrary structural components.
- In addition, each of the drawings is a schematic diagram and thus is not necessarily strictly illustrated. In each of the drawings, substantially the same structural components are assigned with the same reference signs, and redundant descriptions will be omitted or simplified.
-
FIG. 1 illustrates a block diagram of the configuration of DC-to-DC converter 3 according to an embodiment. - As shown in
FIG. 1 , DC-to-DC converter 3 includes switchingelement 31,energy conversion circuit 32, rectifying andsmoothing circuit 33, andmicrocomputer 2. - Switching
element 31 is implemented by, for example, a gallium nitride field effective transistor (FET).Switching element 31 performs switching of a direct current input voltage in accordance with a control signal (an output pulse sequence described below) provided frommicrocomputer 2. The switching now refers to repeatedly switching between a conductive state and a non-conductive state. -
Energy conversion circuit 32 is implemented by, for example, a transformer. When receiving the input voltage on which the switching is performed by switchingelement 31,energy conversion circuit 32 generates an electromotive force due to current fluctuation caused by voltage fluctuation of the input voltage, and provides a voltage depending on the generated electromotive force. - Rectifying and smoothing
circuit 33 is implemented by, for example, one or more diodes and one or more capacitors. Rectifying and smoothingcircuit 33 rectifies and smoothes the voltage provided fromenergy conversion circuit 32, and provides a direct current output voltage. -
Microcomputer 2 includescomparator 21,setter 22, and pulse-frequency control circuit 1. -
Comparator 21 is implemented by, for example, a comparator.Comparator 21 compares the potential of the output voltage with the predetermined potential. -
Setter 22 is implemented by, for example, causing a processor (not shown) included inmicrocomputer 2 to execute a program stored on a memory (not shown) included inmicrocomputer 2.Setter 22 writes a value to a setting register (described below) included in pulse-frequency control circuit 1. More specifically, based on a comparison result bycomparator 21, this writing is performed so that the potential of the output voltage is closer to the predetermined potential. -
FIG. 2 illustrates a block diagram of the configuration of pulse-frequency control circuit 1. - As shown in
FIG. 2 , pulse-frequency control circuit 1 includes referenceclock generation circuit 11,selection circuit 12, settingregister 13,cumulative adder circuit 14, andcontrol circuit 15. - Reference
clock generation circuit 11 generates two or more reference clocks, which are received byselection circuit 12 described below, from a microcomputer clock (an input reference clock) used bymicrocomputer 2 as a clock signal. More specifically, referenceclock generation circuit 11 generates N reference clocks whose phases differ by 1/N, where N is an integer greater than or equal to 2, from one another and which have the same period (a reference period) as the input reference clock. - Reference
clock generation circuit 11 is implemented by, for example, a delay locked loop (DLL) circuit. -
Selection circuit 12 receives, and selects from among, the reference clocks whose phases differ from one another and which have the same reference period. More specifically,selection circuit 12 receives, and selects from among, N reference clocks generated by referenceclock generation circuit 11. - Furthermore,
selection circuit 12 is controlled by control circuit 15 (described below) to repeatedly select a determined rising edge (described below) from among the rising edges of the reference clocks, and sequentially and repeatedly generates an output pulse whose rising edge coincides with the selected determined rising edge to provide an output pulse sequence of the generated output pulses. -
Selection circuit 12 is also controlled bycontrol circuit 15 to select a determined falling edge (described below) corresponding to the selected determined rising edge, and generates the output pulse whose rising edge coincides with the selected determined rising edge and whose falling edge coincides with the selected determined falling edge. - Setting
register 13 stores information for identifying a setting period that is in increments of a duration (the first duration) shorter than the reference period. More specifically, settingregister 13 comprises: period setting register (first register) 131 which stores the first information for identifying integer part M, where M is an integer greater than or equal to 1, of a quotient obtained by dividing the setting period by the reference period; high-resolution period setting register (second register) 132 which stores the second information for identifying fractional part L of the quotient, where L is a decimal fraction greater than or equal to 0 and less than 1; and pulse width setting register (third register) 133 which stores the third information for identifying integer P, where P is an integer greater than or equal to 1 and less than M. - These registers can be set by
setter 22 as needed. - Based on the second information stored in high-resolution period setting register (second resister) 132,
cumulative adder circuit 14 cumulatively adds L/2 every time the rising edge or the falling edge occurs in the output pulse sequence provided fromselection circuit 12. When L/2 is added J times, where J is an integer greater than or equal to 0,cumulative adder circuit 14 calculates cumulative sum LL(J). - Furthermore, when LL(J) obtained by cumulatively adding L/2 is greater than or equal to 1, cumulative adder circuit 14 (i) calculates new LL(J) by subtracting 1 from the obtained LL(J), (ii) updates the information stored in period setting register (first register) 131 from the information for identifying M to the information for identifying M+1, and (iii) further updates the information stored in period setting register (first register) 131 from the information for identifying M+1 to the information for identifying M at a time when the rising edge occurs after the update (ii) in the output pulse sequence provided from
selection circuit 12. Furthermore, when LL(J) obtained by cumulatively adding L/2 is greater than or equal to 1, cumulative adder circuit 14 (iv) updates the information stored in pulse width setting register (third resister) 133 from the information for identifying P to the information for identifying P+1, and (v) further updates the information stored in pulse width setting register (third register) 133 from the information for identifying P+1 to the information for identifying P at a time when the rising edge occurs after the update (iv) in the output pulse sequence provided fromselection circuit 12. - Based on the information stored in setting
register 13,control circuit 15 causesselection circuit 12 to sequentially and repeatedly select, as the determined rising edge, a rising edge occurring at intervals of the setting period from among the rising edges of the reference clocks. More specifically, control circuit 15 (i) based on the first information stored in period setting register (first resister) 131, sequentially and repeatedly generates a normal pulse having a period that is M times the reference period, and thereby generates a normal pulse sequence of the normal pulses, and (ii) based on the second information stored in high-resolution period setting register (second resister) 132, causesselection circuit 12 to sequentially and repeatedly select the determined rising edge so that in K-th selection, where K is an integer greater than or equal to 0, a rising edge of one of the reference clocks which is delayed relative to the first rising edge of the normal pulse sequence by a duration that is LL(2×K) times the reference period is selected as the determined rising edge, and in (K+1)-th selection, a rising edge of one of the reference clocks which is delayed relative to the rising edge following the first rising edge of the normal pulse sequence by a duration that is LL(2×(K+1)) times the reference period is selected as the determined rising edge. - Furthermore, when causing
selection circuit 12 to select, as the first determined rising edge, the rising edge of one of the reference clocks which is delayed relative to the first rising edge of the normal pulse sequence by the duration that is LL(2×K) times the reference period,control circuit 15 further causes, based on the third information stored in pulse width setting register (third resister) 133,selection circuit 12 to select, as the first determined falling edge corresponding to the first determined rising edge, a rising edge of one of the reference clocks which is delayed relative to the first rising edge by a duration that is P+LL(2×K+1) times the reference period. -
Control circuit 15 includes PWMbinary counter 151,period control circuit 152, PWMwaveform generation circuit 153, and PWMphase adjustment circuit 154. - PWM
binary counter 151 is a counter that increments a count value by 1 at a rising edge of the inputted microcomputer clock, and outputs the incremented count value at the next rising edge of the microcomputer clock. - Sequentially and repeatedly based on the first information stored in
period setting register 131,period control circuit 152 initializes the count value of PWMbinary counter 151 every time the count value reaches M−1. Here, the term “normalize the count value” means that the count value is set to an initial value of 0. - Sequentially and repeatedly based on the third information stored in pulse
width setting register 133, PWMwaveform generation circuit 153 sequentially and repeatedly generates a normal pulse (i) whose rising edge occurs at a time when the initialized value is outputted from PWMbinary counter 151, and (ii) whose falling edge occurs at a time when the count value equal to P is outputted from PWMbinary counter 151. - Based on the second information stored in high-resolution
period setting register 132, PWMphase adjustment circuit 154 causesselection circuit 12 to sequentially and repeatedly select the determined rising edge so that in K-th selection, where K is an integer greater than or equal to 0, a rising edge of one of the reference clocks which is delayed relative to the first rising edge of the normal pulse sequence by a duration that is LL(2×K) times the reference period is selected as the determined rising edge, and in (K+1)-th selection, a rising edge of one of the reference clocks which is delayed relative to the rising edge following the first rising edge of the normal pulse sequence by a duration that is LL(2×(K+1)) times the reference period is selected as the determined rising edge. - Furthermore, when causing
selection circuit 12 to select, as the first determined rising edge, the rising edge of one of the reference clocks which is delayed relative to the first rising edge of the normal pulse sequence by the duration that is LL(2×K) times the reference period, PWMphase adjustment circuit 154 further causes, sequentially and repeatedly based on the third information stored in pulsewidth setting register 133,selection circuit 12 to select, as the first determined falling edge corresponding to the first determined rising edge, a rising edge of one of the reference clocks which is delayed relative to the first rising edge by a duration that is P+LL(2×K+1) times the reference period. - Hereinafter, the operation performed by PWM
phase adjustment circuit 154 in association with other circuits will be described with reference to drawings and a specific example. -
FIGS. 3 and 4 illustrate a timing chart of one specific example of the operation performed by PWMphase adjustment circuit 154 in association with other circuits. -
FIGS. 3 and 4 illustrate a specific example where N is 5, M is 6, the first information for identifying M is 5 for M−1, L/2 and the second information for identifying L are 0.2, the third information for identifying P is 2 for P−1, and the period of the microcomputer clock is t. - In
FIGS. 3 and 4 , the “reference point” refers to a time point when 0 is outputted by the PWM binary counter while cumulative sum LL calculated bycumulative adder circuit 14 is 0. -
FIG. 3 illustrates a timing chart including a duration that is 10 times the period of the microcomputer clock from the reference point.FIG. 4 illustrates a timing chart including a duration that is 20 times the period of the microcomputer clock from the reference point. - As shown in
FIG. 3 , referenceclock generation circuit 11 provides 5 reference clocks, i.e. N reference clocks, whose phases differ by 0.2t, i.e. (1/N)×t, from one another and which have the same period as the microcomputer clock. In other words, referenceclock generation circuit 11 provides: the zero-th reference clock whose phase is the same as that of the microcomputer clock; the first reference clock whose phase is delayed by 0.2t relative to the microcomputer clock; the second reference clock whose phase is delayed by 0.4t relative to the microcomputer clock; the third reference clock whose phase is delayed by 0.6t relative to the microcomputer clock; and the fourth reference clock whose phase is delayed by 0.8t relative to the microcomputer clock. - At the reference point, PWM
waveform generation circuit 153 starts to provide a normal pulse whose rising edge occurs at a time when 0 is outputted from PWMbinary counter 151. - After this, PWM
phase adjustment circuit 154 causesselection circuit 12 to select, as the zero-th determined rising edge, a rising edge of the zero-th reference clock which is delayed by 0t, i.e. 0×t where 0 is cumulative sum LL, relative to the rising edge of the normal pulse, i.e. coincides with the rising edge of the normal pulse. Then,selection circuit 12 starts to generate an output pulse so that the rising edge of the output pulse coincides with the reference point. After this,cumulative adder circuit 14 adds 0.2, i.e. L/2, to cumulative sum LL of 0, and cumulative sum LL is set to 0.2. - Next, PWM
waveform generation circuit 153 generates the normal pulse so that the falling edge of the normal pulse occurs at a time when 3, i.e. P, is outputted from PWMbinary counter 151. Thus, the pulse width of the normal pulse generated by PWMwaveform generation circuit 153 is 3t, i.e. P×t. - On the other hand, PWM
phase adjustment circuit 154 causesselection circuit 12 to select, as the zero-th determined falling edge, a rising edge of the first reference clock which is delayed by 3.2t, i.e. (3+0.2)×t where 3 is P and 0.2 is cumulative sum LL, relative to the reference point. Then,selection circuit 12 generates the output pulse so that the falling edge of the output pulse is delayed by 3.2t relative to the reference point. Thus, the pulse width of the output pulse generated byselection circuit 12 is 3.2t, i.e. (P+L/2)×t. - After this,
cumulative adder circuit 14 adds 0.2, i.e. L/2, to cumulative sum LL, and cumulative sum LL is set to 0.4. - Next, PWM
waveform generation circuit 153 starts to provide a new normal pulse whose rising edge occurs at a time when 0 is outputted from PWM binary counter 151 (the first rising point shown inFIG. 3 ). Thus, the period of the last normal pulse outputted by PWMwaveform generation circuit 153 is 6t, i.e. M×t. - Next, PWM
phase adjustment circuit 154 causesselection circuit 12 to select, as the first determined rising edge, a rising edge of the second reference clock which is delayed by 0.4t, i.e. 0.4×t where 0.4 is cumulative sum LL, relative to the first rising point. Then,selection circuit 12 starts to generate a new output pulse so that the rising edge of the new output pulse is delayed by 0.4t relative to the first rising point. Thus, the period of the output pulse generated byselection circuit 12 is 6.4t. - After this,
cumulative adder circuit 14 adds 0.2, i.e. L/2, to cumulative sum LL, and cumulative sum LL is set to 0.6. - Next, PWM
waveform generation circuit 153 generates the new normal pulse so that the falling edge of the new normal pulse occurs at a time when 3, i.e. P, is outputted from PWMbinary counter 151. Thus, the pulse width of the new normal pulse generated by PWMwaveform generation circuit 153 is 3t, i.e. P×t. - Next, PWM
phase adjustment circuit 154 causesselection circuit 12 to select, as the first determined falling edge, a rising edge of the third reference clock which is delayed by 3.6t, i.e. (3+0.6)×t where 3 is P and 0.6 is cumulative sum LL, relative to the first rising point. Then,selection circuit 12 generates the new output pulse so that the falling edge of the new output pulse is delayed by 3.6t relative to the first rising point. Thus, the pulse width of the new output pulse generated byselection circuit 12 is 3.2t. - After this,
cumulative adder circuit 14 adds 0.2, i.e. L/2, to cumulative sum LL, and cumulative sum LL is set to 0.8. - The subsequent operation will be described with reference to
FIG. 4 . - After cumulative sum LL is set to 0.8 by
cumulative adder circuit 14, PWMwaveform generation circuit 153 starts to provide a new normal pulse whose rising edge occurs at a time when 0 is outputted from PWM binary counter 151 (the second rising point shown inFIG. 4 ). Thus, the period of the last normal pulse outputted by PWMwaveform generation circuit 153 is 6t, i.e. M×t. - Next, PWM
phase adjustment circuit 154 causesselection circuit 12 to select, as the second determined rising edge, a rising edge of the fourth reference clock (not shown inFIG. 4 ) which is delayed by 0.8t, i.e. 0.8×t where 0.8 is cumulative sum LL, relative to the second rising point. Then,selection circuit 12 starts to generate an output pulse so that the rising edge of the output pulse is delayed by 0.8t relative to the second rising point. Thus, the period of the output pulse generated byselection circuit 12 is 6.4t. - After this,
cumulative adder circuit 14 adds 0.2, i.e. L/2, to cumulative sum LL, and cumulative sum LL is set to 1. - Cumulative sum LL is now greater than or equal to 1. Accordingly, cumulative adder circuit 14: subtracts 1 from cumulative sum LL to set new cumulative sum LL of 0; updates the value stored in
period setting register 131 from 5, i.e. M−1, to 6, i.e. M−1+1; and also updates the value stored in pulsewidth setting register 133 from 2, i.e. P−1, to 3, i.e. P−1+1. - Next, PWM
waveform generation circuit 153 generates the new normal pulse so that the falling edge of the new normal pulse occurs at a time when 4, i.e. P+1, is outputted from PWMbinary counter 151. Thus, the pulse width of the new normal pulse generated by PWMwaveform generation circuit 153 is 4t, i.e. (P+1)t. - On the other hand, PWM
phase adjustment circuit 154 causesselection circuit 12 to select, as the second determined falling edge, a rising edge of the zero-th reference clock which is delayed by 4t, i.e. (P+1+0)×t where P is 3 and 0 is cumulative sum LL, relative to the second rising point. Then,selection circuit 12 generates the output pulse so that the falling edge of the output pulse is delayed by 4t relative to the second rising point. Thus, the pulse width of the output pulse generated byselection circuit 12 is 3.2t. - After this,
cumulative adder circuit 14 adds 0.2, i.e. L/2, to cumulative sum LL, and cumulative sum LL is set to 0.2. - M is now 6, and thus PWM
binary counter 151 continues to count up to 6. Accordingly, PWMbinary counter 151 outputs the count value of 5, outputs the count value of 6, and then outputs the initial value of 0. - Next, PWM
waveform generation circuit 153 starts to provide a normal pulse whose rising edge occurs at a time when 0 is outputted from PWM binary counter 151 (the third rising point shown inFIG. 4 ). Thus, the period of the last normal pulse outputted by PWMwaveform generation circuit 153 is 7t. - Next, PWM
phase adjustment circuit 154 causesselection circuit 12 to select, as the third determined rising edge, a rising edge of the first reference clock (not shown inFIG. 4 ) which is delayed by 0.2t, i.e. 0.2×t where 0.2 is cumulative sum LL, relative to the third rising point. Then,selection circuit 12 starts to generate an output pulse so that the rising edge of the output pulse is delayed by 0.2t relative to the third rising point. Thus, the period of the output pulse generated byselection circuit 12 is 6.4t. - After this,
cumulative adder circuit 14 updates the value stored inperiod setting register 131 from 6, i.e. M−1+1, to 5, i.e. M−1, and also updates the value stored in pulsewidth setting register 133 from 3, i.e. P−1+1, to 2, i.e. P−1. - After this, PWM
phase adjustment circuit 154 repeats the same operation, and thereby controlsselection circuit 12 in association with other circuits to continue to provide fromselection circuit 12 the output pulse sequence having a pulse width of 3.2t, i.e. (P+L/2)×t, and a period of 6.4t, i.e. (M+L)×t. - As described above with reference to the specific example, assuming that when the period of the microcomputer clock used as a clock signal by
microcomputer 2 is t,period setting register 131 is set to M−1 bysetter 22, where M is an integer greater than or equal to 1, high-resolutionperiod setting register 132 is set to L bysetter 22, where L is a decimal fraction greater than or equal to 0 and less than 1, and pulsewidth setting register 133 is set to P−1 bysetter 22, where P is an integer greater than or equal to 1 and less than M, pulse-frequency control circuit 1 having the above configuration continues to provide the output pulse sequence having a pulse width of (P+L/2)×t and a period of (M+L)×t. L is now a decimal fraction, and thus this output pulse sequence can have a period that is in increments of a duration shorter than the period of the microcomputer clock. - Pulse-
frequency control circuit 1 having the above configuration performs a high-resolution pulse-sequence output process as its distinctive operation. - This high-resolution pulse-sequence output process provides an output pulse sequence having a period that is in increments of a duration shorter than the period of the inputted microcomputer clock.
- Hereinafter, this high-resolution pulse-sequence output process will be described with reference to the drawings.
-
FIGS. 5 and 6 illustrate the flow chart of the high-resolution pulse-sequence output process. - The high-resolution pulse-sequence output process starts by receiving the microcomputer clock in pulse-
frequency control circuit 1 after PWMbinary counter 151 is initialized to 0, cumulative sum LL is also initialized to 0, andperiod setting register 131, high-resolutionperiod setting register 132, and pulsewidth setting register 133 are set bysetter 22. - Here, for illustrative purpose, it is assumed that: the period of the microcomputer clock is t; the number of reference clocks is N, where N is an integer greater than 2; and at a time when the high-resolution pulse-sequence output process starts, the value stored in
period setting register 131 is M−1, where M is an integer greater than or equal to 1, the value stored in high-resolutionperiod setting register 132 is L, where L is a decimal fraction greater than or equal to 0 and less than 1, and the value stored in pulsewidth setting register 133 is P−1, where P is an integer greater than or equal to 1 and less than M. - After the high-resolution pulse-sequence output process starts, reference
clock generation circuit 11 starts to generate N reference clocks whose phases differ by 1/N from one another and which have the same period of t, and PWMbinary counter 151 starts to count the number of the rising edges of the microcomputer clock. After this, as long as the microcomputer clock is inputted, referenceclock generation circuit 11 continues to generate the N reference clocks, and PWMbinary counter 151 continues to count the number of the rising edges of the microcomputer clock although being sometimes initialized. - When the count value becomes equal to M−1 after starting to count, the count value is initialized and PWM
binary counter 151 outputs an initial value of 0 (step S5). - Then, PWM
waveform generation circuit 153 starts to generate a normal pulse whose rising edge occurs at a time when the initial value of 0 is outputted (step S10). - At a time when LL×t has passed from the rising edge of the normal pulse, PWM
phase adjustment circuit 154 causesselection circuit 12 to select, as the determined rising edge, a riding edge of one of the reference clocks which is delayed by LL×t relative to the rising edge of the normal pulse. Then,selection circuit 12 starts to generate an output pulse whose rising edge is delayed by LL×t relative to the rising edge of the normal pulse (step S15). After this,cumulative adder circuit 14 adds L/2 to cumulative sum LL (step S20). - When L/2 is added,
cumulative adder circuit 14 determines whether or not cumulative sum LL is greater than or equal to 1 (step S25). - When cumulative sum LL is not greater than or equal to 1 at step S25 (step S25: No), PWM
binary counter 151 outputs the count value of P−1 (step S30), and PWMwaveform generation circuit 153 causes the falling edge of the generated normal pulse to occur at a time when the count value of P−1 is outputted from PWM binary counter 151 (step S35). - On the other hand, at a time when (P+LL)×t has passed from the rising edge of the normal pulse, PWM
phase adjustment circuit 154 causesselection circuit 12 to select, as the determined falling edge, a riding edge of one of the reference clocks which is delayed by (P+LL)×t relative to the rising edge of the normal pulse. Then,selection circuit 12 causes the falling edge of the generated output pulse to be delayed by (P+LL)×t relative to the rising edge of the normal pulse (step S40). After this,cumulative adder circuit 14 adds L/2 to cumulative sum LL (step S45). - When L/2 is added,
cumulative adder circuit 14 determines whether or not cumulative sum LL is greater than or equal to 1 (step S50). - When cumulative sum LL is not greater than or equal to 1 at step S50 (step S50: No), PWM
binary counter 151 outputs the count value of 0 (step S55), and pulse-frequency control circuit 1 returns to step S10 and continues the subsequent steps. - When cumulative sum LL is greater than or equal to 1 at step S25 (step S25: Yes),
cumulative adder circuit 14 calculates new cumulative sum LL by subtracting 1 from cumulative sum LL (step S100, seeFIG. 6 ), updates the value stored inperiod setting register 131 from M−1 to M, and also updates the value stored in pulsewidth setting register 133 from P−1 to P (step S105). - After this, PWM
binary counter 151 outputs the count value of P (step S110), and PWMwaveform generation circuit 153 causes the falling edge of the generated normal pulse to occur at a time when the count value of P is outputted from PWM binary counter 151 (step S115). - On the other hand, at a time when (P+1+LL)×t has passed from the rising edge of the normal pulse, PWM
phase adjustment circuit 154 causesselection circuit 12 to select, as the determined falling edge, a riding edge of one of the reference clocks which is delayed by (P+1+LL)×t relative to the rising edge of the normal pulse. Then,selection circuit 12 causes the falling edge of the generated output pulse to be delayed by (P+1+LL)×t relative to the rising edge of the normal pulse (step S120). After this,cumulative adder circuit 14 adds L/2 to cumulative sum LL (step S125). - After this, PWM
binary counter 151 outputs the count value of 0 (step S130), and PWMwaveform generation circuit 153 starts to generate a normal pulse whose rising edge occurs at a time when the initial value of 0 is outputted (step S135). - When LL×t has passed from the rising edge of the normal pulse, PWM
phase adjustment circuit 154 causesselection circuit 12 to select, as the determined rising edge, a riding edge of one of the reference clocks which is delayed by LL×t relative to the rising edge of the normal pulse. Then,selection circuit 12 starts to generate an output pulse whose rising edge is delayed by LL×t relative to the rising edge of the normal pulse (step S140). After this,cumulative adder circuit 14 updates the value stored inperiod setting register 131 from M to M−1, and also updates the value stored in pulsewidth setting register 133 from P to P−1 (step S145). - After step S145, pulse-
frequency control circuit 1 returns to step S20 (seeFIG. 5 ) and continues the subsequent steps. - When cumulative sum LL is greater than or equal to 1 at step S50 (step S50: Yes),
cumulative adder circuit 14 calculates new cumulative sum LL by subtracting 1 from cumulative sum LL (step S150, seeFIG. 6 ), updates the value stored inperiod setting register 131 from M−1 to M, and also updates the value stored in pulsewidth setting register 133 from P−1 to P (step S155). - After step S155, pulse-
frequency control circuit 1 proceeds to step S130 and continues the subsequent steps. - As described above, pulse-
frequency control circuit 1 according to this embodiment can provide the output pulse sequence having the period that is in increments of the duration shorter than the period of the microcomputer clock. Thus, with this pulse-frequency control circuit 1, it is possible to achieve the switching frequency control of switchingelement 31 in higher resolution than the conventional pulse-frequency control circuit which provides an output pulse sequence having a period that is an integral multiple of the period of the microcomputer clock. - Therefore, DC-to-
DC converter 3 according to this embodiment and including pulse-frequency control circuit 1 can more accurately control the output voltage than the conventional DC-to-DC converter including the conventional pulse-frequency control circuit. - In the foregoing embodiment, the operation performed by PWM
phase adjustment circuit 154 in association with other circuits has been described with reference toFIGS. 3 and 4 and the specific example where M is 6 and P is 3, i.e. the duty cycle is 50%. - In contrast, here the operation performed by PWM
phase adjustment circuit 154 in association with other circuits will be described with reference to drawings and another specific example where the duty cycle is not 50%. -
FIGS. 7 and 8 illustrate a timing chart of another specific example of the operation performed by PWMphase adjustment circuit 154 in association with other circuits. -
FIGS. 7 and 8 illustrate a specific example where N is 5, M is 6, the first information for identifying M is 5 for M−1, L/2 and the second information for identifying L are 0.2, P is 2, the third information for identifying P is 1 for P−1, and the period of a microcomputer clock is t. - At the reference point, PWM
waveform generation circuit 153 starts to provide a normal pulse whose rising edge occurs at a time when 0 is outputted from PWMbinary counter 151. - After this, PWM
phase adjustment circuit 154 causesselection circuit 12 to select, as the zero-th determined rising edge, a rising edge of the zero-th reference clock which is delayed by 0t, i.e. 0×t where 0 is cumulative sum LL, relative to the rising edge of the normal pulse, i.e. coincides with the rising edge of the normal pulse. Then,selection circuit 12 starts to generate an output pulse so that the rising edge of the output pulse coincides with the reference point. After this,cumulative adder circuit 14 adds 0.2, i.e. L/2, to cumulative sum LL of 0, and cumulative sum LL is set to 0.2. - Next, PWM
waveform generation circuit 153 generates the normal pulse so that the falling edge of the normal pulse occurs at a time when 2, i.e. P, is outputted from PWMbinary counter 151. Thus, the pulse width of the normal pulse generated by PWMwaveform generation circuit 153 is 2t, i.e. P×t. - On the other hand, PWM
phase adjustment circuit 154 causesselection circuit 12 to select, as the zero-th determined falling edge, a rising edge of the first reference clock which is delayed by 2.2t, i.e. (2+0.2)×t where 2 is P and 0.2 is cumulative sum LL, relative to the reference point. Then,selection circuit 12 generates the output pulse so that the falling edge of the output pulse is delayed by 2.2t relative to the reference point. Thus, the pulse width of the output pulse generated byselection circuit 12 is 2.2t, i.e. (P+L/2)×t. - After this,
cumulative adder circuit 14 adds 0.2, i.e. L/2, to cumulative sum LL, and cumulative sum LL is set to 0.4. - Next, PWM
waveform generation circuit 153 starts to provide a new normal pulse whose rising edge occurs at a time when 0 is outputted from PWM binary counter 151 (the first rising point shown inFIG. 7 ). Thus, the period of the last normal pulse outputted by PWMwaveform generation circuit 153 is 6t, i.e. M×t. - Next, PWM
phase adjustment circuit 154 causesselection circuit 12 to select, as the first determined rising edge, a rising edge of the second reference clock which is delayed by 0.4t, i.e. 0.4×t where 0.4 is cumulative sum LL, relative to the first rising point. Then,selection circuit 12 starts to generate a new output pulse so that the rising edge of the new output pulse is delayed by 0.4t relative to the first rising point. Thus, the period of the output pulse generated byselection circuit 12 is 6.4t. - After this,
cumulative adder circuit 14 adds 0.2, i.e. L/2, to cumulative sum LL, and cumulative sum LL is set to 0.6. - Next, PWM
waveform generation circuit 153 generates the new normal pulse so that the falling edge of the new normal pulse occurs at a time when 2, i.e. P, is outputted from PWMbinary counter 151. Thus, the pulse width of the new normal pulse generated by PWMwaveform generation circuit 153 is 2t, i.e. P×t. - Next, PWM
phase adjustment circuit 154 causesselection circuit 12 to select, as the first determined falling edge, a rising edge of the third reference clock which is delayed by 2.6t, i.e. (2+0.6)×t where 2 is P and 0.6 is cumulative sum LL, relative to the first rising point. Then,selection circuit 12 generates the new output pulse so that the falling edge of the new output pulse is delayed by 2.6t relative to the first rising point. Thus, the pulse width of the new output pulse generated byselection circuit 12 is 2.2t. - After this,
cumulative adder circuit 14 adds 0.2, i.e. L/2, to cumulative sum LL, and cumulative sum LL is set to 0.8. - The subsequent operation will be described with reference to
FIG. 8 . - After cumulative sum LL is set to 0.8 by
cumulative adder circuit 14, PWMwaveform generation circuit 153 starts to provide a new normal pulse whose rising edge occurs at a time when 0 is outputted from PWM binary counter 151 (the second rising point shown inFIG. 8 ). Thus, the period of the last normal pulse outputted by PWMwaveform generation circuit 153 is 6t, i.e. M×t. - Next, PWM
phase adjustment circuit 154 causesselection circuit 12 to select, as the second determined rising edge, a rising edge of the fourth reference clock (not shown inFIG. 8 ) which is delayed by 0.8t, i.e. 0.8×t where 0.8 is cumulative sum LL, relative to the second rising point. Then,selection circuit 12 starts to generate an output pulse so that the rising edge of the output pulse is delayed by 0.8t relative to the second rising point. Thus, the period of the output pulse generated byselection circuit 12 is 6.4t. - After this,
cumulative adder circuit 14 adds 0.2, i.e. L/2, to cumulative sum LL, and cumulative sum LL is set to 1. - Cumulative sum LL is now greater than or equal to 1. Accordingly, cumulative adder circuit 14: subtracts 1 from cumulative sum LL to set new cumulative sum LL of 0; updates the value stored in
period setting register 131 from 5, i.e. M−1, to 6, i.e. M−1+1; and also updates the value stored in pulsewidth setting register 133 from 1, i.e. P−1, to 2, i.e. P−1+1. - Next, PWM
waveform generation circuit 153 generates the new normal pulse so that the falling edge of the new normal pulse occurs at a time when 3, i.e. P+1, is outputted from PWMbinary counter 151. Thus, the pulse width of the new normal pulse generated by PWMwaveform generation circuit 153 is 3t, i.e. (P+1)t. - On the other hand, PWM
phase adjustment circuit 154 causesselection circuit 12 to select, as the second determined falling edge, a rising edge of the zero-th reference clock which is delayed by 3t, i.e. (P+1+0)×t where P is 2 and 0 is cumulative sum LL, relative to the second rising point. Then,selection circuit 12 generates the output pulse so that the falling edge of the output pulse is delayed by 3t relative to the second rising point. Thus, the pulse width of the output pulse generated byselection circuit 12 is 2.2t. - After this,
cumulative adder circuit 14 adds 0.2, i.e. L/2, to cumulative sum LL, and cumulative sum LL is set to 0.2. - M is now 6, and thus PWM
binary counter 151 continues to count up to 6. Accordingly, PWMbinary counter 151 outputs the count value of 5, outputs the count value of 6, and then outputs the initial value of 0. - Next, PWM
waveform generation circuit 153 starts to provide a normal pulse whose rising edge occurs at a time when 0 is outputted from PWM binary counter 151 (the third rising point shown inFIG. 8 ). Thus, the period of the last normal pulse outputted by PWMwaveform generation circuit 153 is 7t. - Next, PWM
phase adjustment circuit 154 causesselection circuit 12 to select, as the third determined rising edge, a rising edge of the first reference clock (not shown inFIG. 8 ) which is delayed by 0.2t, i.e. 0.2×t where 0.2 is cumulative sum LL, relative to the third rising point. Then,selection circuit 12 starts to generate an output pulse so that the rising edge of the output pulse is delayed by 0.2t relative to the third rising point. Thus, the period of the output pulse generated byselection circuit 12 is 6.4t. - After this,
cumulative adder circuit 14 updates the value stored inperiod setting register 131 from 6, i.e. M−1+1, to 5, i.e. M−1, and also updates the value stored in pulsewidth setting register 133 from 2, i.e. P−1+1, to 1, i.e. P−1. - After this, PWM
phase adjustment circuit 154 repeats the same operation, and thereby controlsselection circuit 12 in association with other circuits to continue to provide fromselection circuit 12 the output pulse sequence having a pulse width of 2.2t, i.e. (P+L/2)×t, and a period of 6.4t, i.e. (M+L)×t. - As described above with reference to another specific example, pulse-
frequency control circuit 1 having the above configuration can provide an output pulse sequence having a different duty cycle in accordance with a combination of M and P. - As described above, the foregoing embodiment and variation have been described as an example of technique disclosed in the present application. However, the technique according to the present disclosure is not limited to them, and can be applied to an embodiment appropriately modified, replaced, added, omitted, or the like.
- (i) In the foregoing embodiment, DC-to-
DC converter 3 having the configuration shown inFIG. 1 has been illustrated as one example of the DC-to-DC converter according to an aspect of the present disclosure. - However, the DC-to-DC converter according to an aspect of the present disclosure need not necessarily be limited to DC-to-
DC converter 3 having the configuration shown inFIG. 1 . - Hereinafter, some other exemplary configurations of the DC-to-DC converter according to an aspect of the present disclosure will be described.
-
FIG. 9 illustrates a block diagram of the configuration of DC-to-DC converter 3A which is one other example of the DC-to-DC converter according to an aspect of the present disclosure. - As shown in
FIG. 9 , DC-to-DC converter 3A includes switchingelement 91,energy conversion circuit 92, rectifying and smoothingcircuit 93, andmicrocomputer 2. - DC-to-
DC converter 3 according to the foregoing embodiment (seeFIG. 1 ) is an implementation example in whichenergy conversion circuit 32 includes a transformer, whereas this DC-to-DC converter 3A is an implementation example in whichenergy conversion circuit 92 includes a coil instead of the transformer, i.e. a chopper type DC-to-DC converter. -
FIG. 10 illustrates a block diagram of the configuration of DC-to-DC converter 3B which is another example of the DC-to-DC converter according to an aspect of the present disclosure. - As shown in
FIG. 10 , DC-to-DC converter 3B includes first switchingelement 101A,second switching element 101B,energy conversion circuit 102, rectifying and smoothingcircuit 103, andmicrocomputer 2A. - DC-to-
DC converter 3 according to the foregoing embodiment (seeFIG. 1 ) is an implementation example including one switching element and pulse-frequency control circuit 1 which provides one output pulse sequence, whereas this DC-to-DC converter 3B is an implementation example including two switching elements which switch in different phases, and pulse-frequency control circuit 1A whose functionality is partially modified from pulse-frequency control circuit 1 according to the foregoing embodiment to provide two output pulse sequences whose phases differ from each other. - (ii) In the foregoing embodiment, pulse-
frequency control circuit 1 has been described as being included in a microcomputer (microcomputer 2). - However, the pulse-frequency control circuit according to an aspect of the present disclosure need not necessarily be limited to the configuration included in a microcomputer.
- As one example, pulse-
frequency control circuit 1 may be implemented as a single semiconductor integrated circuit instead of being included in a microcomputer. Alternatively, pulse-frequency control circuit 1 may be included in an electronic component other than a microcomputer. - Although only some exemplary embodiments of the present disclosure have been described in detail above, those skilled in the art will readily appreciate that many modifications are possible in the exemplary embodiments without materially departing from the novel teachings and advantages of the present disclosure. Accordingly, all such modifications are intended to be included within the scope of the present disclosure.
- The present disclosure is broadly applicable to a circuit that provides a pulse.
Claims (10)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2016-230490 | 2016-11-28 | ||
JP2016230490 | 2016-11-28 | ||
PCT/JP2017/040869 WO2018096973A1 (en) | 2016-11-28 | 2017-11-14 | Pulse frequency control circuit, microcontroller, dc-dc converter, and pulse frequency control method |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2017/040869 Continuation WO2018096973A1 (en) | 2016-11-28 | 2017-11-14 | Pulse frequency control circuit, microcontroller, dc-dc converter, and pulse frequency control method |
Publications (2)
Publication Number | Publication Date |
---|---|
US20190280598A1 true US20190280598A1 (en) | 2019-09-12 |
US10530252B2 US10530252B2 (en) | 2020-01-07 |
Family
ID=62195952
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/421,080 Active US10530252B2 (en) | 2016-11-28 | 2019-05-23 | Pulse-frequency control circuit, microcomputer, DC-to-DC converter, and pulse-frequency control method |
Country Status (4)
Country | Link |
---|---|
US (1) | US10530252B2 (en) |
JP (1) | JP6826612B2 (en) |
CN (1) | CN110024288B (en) |
WO (1) | WO2018096973A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112383257A (en) * | 2020-11-20 | 2021-02-19 | 深圳市海浦蒙特科技有限公司 | Rotary transformer feedback signal frequency division method and system based on AD2S1210 rotary transformer decoding chip |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112688672A (en) * | 2019-10-17 | 2021-04-20 | 珠海零边界集成电路有限公司 | Apparatus and method for generating PWM wave |
CN111641404B (en) * | 2020-05-12 | 2022-06-03 | 成都华微电子科技股份有限公司 | Clock frequency spreading method and clock frequency spreading circuit |
CN114329646B (en) * | 2020-09-28 | 2024-08-20 | 京东方科技集团股份有限公司 | Digital fingerprint generator and digital fingerprint generating method |
CN115276621B (en) * | 2022-07-07 | 2024-04-19 | 重庆御芯微信息技术有限公司 | High-precision pulse width modulation method and device |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05218832A (en) * | 1991-08-21 | 1993-08-27 | Sony Corp | Pulse control circuit |
JPH06188691A (en) * | 1992-12-18 | 1994-07-08 | Toshiba Corp | Pulse width controller |
JP3329088B2 (en) * | 1994-02-16 | 2002-09-30 | 株式会社デンソー | Pulse generator, variable frequency oscillator and PLL device |
JPH11177399A (en) * | 1997-12-15 | 1999-07-02 | Mitsubishi Electric Corp | Clock delay circuit, oscillation circuit using the same, phase locked loop and clock generation circuit |
JP2000236241A (en) * | 1999-02-16 | 2000-08-29 | Kawasaki Steel Corp | Semiconductor integrated circuit |
JP2001001568A (en) * | 1999-04-23 | 2001-01-09 | Fuji Photo Film Co Ltd | Pulse width modulating device and exposure device |
JP2004147039A (en) * | 2002-10-24 | 2004-05-20 | Mega Chips Corp | Clock synchronization circuit and clock synchronization system |
JP2004032732A (en) * | 2003-05-23 | 2004-01-29 | Seiko Epson Corp | Pwm control circuit, microcomputer, and electronic apparatus |
JP4141988B2 (en) * | 2004-06-29 | 2008-08-27 | セイコーエプソン株式会社 | Electro-optical device driving circuit, driving method, electro-optical device, and electronic apparatus |
JP2006319399A (en) * | 2005-05-10 | 2006-11-24 | Nec Electronics Corp | Pulse width modulation circuit and polyphase clock generating circuit |
JP4704260B2 (en) * | 2006-03-27 | 2011-06-15 | 富士通セミコンダクター株式会社 | PWM output circuit |
JP4106383B2 (en) * | 2006-06-08 | 2008-06-25 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Delay ratio adjustment circuit, delay pulse generation circuit, and pulse width modulation pulse signal generator. |
WO2008032701A1 (en) * | 2006-09-13 | 2008-03-20 | Nec Corporation | Clock adjusting circuit and semiconductor integrated circuit device |
US8125287B2 (en) * | 2010-02-18 | 2012-02-28 | Exar Corporation | Extendable N-channel digital pulse-width/pulse-frequency modulator |
TWI443521B (en) * | 2010-03-26 | 2014-07-01 | Nuvoton Technology Corp | Bus interface, clock control device, and clock frequency control method of bus interface |
US8570014B2 (en) * | 2011-05-01 | 2013-10-29 | Intersil Americas, Llc | Advanced clock synchronization circuit for switch mode power supplies |
JP2013236295A (en) * | 2012-05-10 | 2013-11-21 | Renesas Electronics Corp | Semiconductor device, microcontroller and power supply device |
JP5965223B2 (en) * | 2012-06-29 | 2016-08-03 | ルネサスエレクトロニクス株式会社 | Clock correction circuit and clock correction method |
US9007110B1 (en) * | 2013-07-08 | 2015-04-14 | Xilinx, Inc. | Register circuits and methods of storing data in a register circuit |
FR3025901A1 (en) * | 2014-09-15 | 2016-03-18 | St Microelectronics Crolles 2 | DEVICE FOR GENERATING A CLOCK SIGNAL BY FREQUENCY MULTIPLICATION |
TWI551053B (en) * | 2015-01-14 | 2016-09-21 | 新唐科技股份有限公司 | Pulcse width modulation signal generation circuit and method |
-
2017
- 2017-11-14 WO PCT/JP2017/040869 patent/WO2018096973A1/en active Application Filing
- 2017-11-14 JP JP2018552512A patent/JP6826612B2/en active Active
- 2017-11-14 CN CN201780072838.3A patent/CN110024288B/en active Active
-
2019
- 2019-05-23 US US16/421,080 patent/US10530252B2/en active Active
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112383257A (en) * | 2020-11-20 | 2021-02-19 | 深圳市海浦蒙特科技有限公司 | Rotary transformer feedback signal frequency division method and system based on AD2S1210 rotary transformer decoding chip |
Also Published As
Publication number | Publication date |
---|---|
CN110024288A (en) | 2019-07-16 |
CN110024288B (en) | 2023-06-06 |
US10530252B2 (en) | 2020-01-07 |
JPWO2018096973A1 (en) | 2019-10-17 |
WO2018096973A1 (en) | 2018-05-31 |
JP6826612B2 (en) | 2021-02-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10530252B2 (en) | Pulse-frequency control circuit, microcomputer, DC-to-DC converter, and pulse-frequency control method | |
US7696734B2 (en) | Multiphase DC-DC converter | |
US9407148B2 (en) | Multi-phase SMPS with loop phase clocks and control method thereof | |
JP2009290857A (en) | Semiconductor device | |
US9502976B2 (en) | Power supply circuit and control method for the same | |
US20050162144A1 (en) | Power converter circuitry and method | |
US20050162138A1 (en) | Power converter circuitry and method | |
JP2006050896A (en) | Compensator of single zero | |
EP1524570B1 (en) | Adaptive control loop | |
US8884599B2 (en) | Switching converter control circuit | |
JP6015370B2 (en) | Switching power supply | |
US8624567B2 (en) | Controllers for DC/DC converters | |
KR101561372B1 (en) | Pwm signal generating circuit, printer and pwm signal generating method | |
US9923467B2 (en) | Multiphase converting controller | |
JP5590934B2 (en) | Switching power supply control circuit and electronic device | |
EP3531546A1 (en) | Constant-on-time pulse generator circuit for a dc-dc converter | |
US20220416665A1 (en) | Polyphase power-supply device | |
JP2013236295A (en) | Semiconductor device, microcontroller and power supply device | |
Pikulin | Subharmonic oscillations and chaos in DC-DC switching converters | |
US8129857B2 (en) | Semiconductor circuit | |
JP2018152984A (en) | Switching power supply | |
US9762174B2 (en) | Increasing PWM resolution for digitally controlled motor control applications | |
JP2024125207A (en) | Voltage regulator having latching cycle-by-cycle current limit indicator - Patents.com |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
AS | Assignment |
Owner name: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LT Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:IMAMURA, KATSUYUKI;MOTO, TAKEAKI;REEL/FRAME:050808/0420 Effective date: 20190329 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: PANASONIC SEMICONDUCTOR SOLUTIONS CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.;REEL/FRAME:052755/0870 Effective date: 20200521 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |