US20190206467A1 - Memory array with individually trimmable sense amplifiers - Google Patents
Memory array with individually trimmable sense amplifiers Download PDFInfo
- Publication number
- US20190206467A1 US20190206467A1 US15/857,296 US201715857296A US2019206467A1 US 20190206467 A1 US20190206467 A1 US 20190206467A1 US 201715857296 A US201715857296 A US 201715857296A US 2019206467 A1 US2019206467 A1 US 2019206467A1
- Authority
- US
- United States
- Prior art keywords
- coupled
- bit line
- sense amplifier
- line
- transistors
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/165—Auxiliary circuits
- G11C11/1673—Reading or sensing circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/165—Auxiliary circuits
- G11C11/1653—Address circuits or decoders
- G11C11/1655—Bit-line or column circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/165—Auxiliary circuits
- G11C11/1693—Timing circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
- G11C29/026—Detection or location of defective auxiliary circuits, e.g. defective refresh counters in sense amplifiers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
- G11C29/028—Detection or location of defective auxiliary circuits, e.g. defective refresh counters with adaption or trimming of parameters
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
- G11C7/08—Control thereof
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
- G11C2207/002—Isolation gates, i.e. gates coupling bit lines to the sense amplifier
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
- G11C7/062—Differential amplifiers of non-latching type, e.g. comparators, long-tailed pairs
Definitions
- Magnetoresistive random access memory is a non-volatile memory technology that stores data through magnetic storage elements.
- the elements are two ferromagnetic plates or electrodes that can hold a magnetic field and are separated by a non-magnetic material, such as a non-magnetic metal or insulator.
- This structure is known as a magnetic tunnel junction (MTJ).
- MRAM devices are considered to be a next generation structure for a wide range of memory applications.
- FIG. 1 illustrates an example of an MRAM cell 110 including an MTJ 120 .
- one of the plates (a reference layer or fixed layer 130 ) has its magnetization pinned, meaning that this layer has a higher coercivity than the other layer and requires a larger magnetic field or spin-polarized current to change the orientation of its magnetization.
- the second plate is typically referred to as the free layer 140 and its magnetization direction can be changed by a smaller magnetic field or spin-polarized current relative to that of the reference layer 130 .
- the two plates can be sub-micron in lateral size, and the magnetization direction can still be stable with respect to thermal fluctuations.
- MRAM devices can store information by changing the orientation of the magnetization of the free layer 140 .
- a binary value of “1” or a binary value of “0” can be stored in the MRAM cell 110 as represented in FIG. 1 .
- STT-MRAM Spin transfer torque MRAM
- FIG. 1 Spin transfer torque MRAM
- electrons possess a quantized number of angular momentum intrinsic to the electron referred to as spin.
- An electrical current is generally unpolarized; that is, it consists of 50% spin-up and 50% spin-down electrons. By passing a current though a magnetic layer, electrons are polarized with a spin orientation corresponding to the magnetization direction of the magnetic layer (e.g., polarizer), thereby producing a spin-polarized current.
- the electrons will transfer a portion of their spin-angular momentum to the magnetization layer to produce a torque on the magnetization of the free layer.
- This spin transfer torque can switch the magnetization of the free layer 140 , which in effect writes either a “1” or a “0” based on whether the free layer is in the parallel or anti-parallel state relative to the reference layer 130 .
- tunnel magnetoresistance (TMR)
- TMR tunnel magnetoresistance
- the cell's resistance will be different for the parallel and anti-parallel states, and thus the cell's resistance can be used to distinguish between a “1” and a “0.”
- a current is applied to the bit line that includes that cell (the “main bit line”) to detect the value of the cell's resistance by monitoring the voltage across the cell.
- a sense amplifier is used to sense the voltage level on the main bit line and compare it to a reference bit line voltage.
- the reference bit line voltage is established at a level that is between the main bit line voltage that corresponds to a bit value of 1 and the main bit line voltage that corresponds to a bit value of 0. If the main bit line voltage is greater than the reference bit line voltage, then a “1” is stored in the cell; and if the main bit line voltage is less than the reference bit line voltage, then a “0” is stored in the cell.
- sense amplifier for each bit line.
- 32 sense amplifiers are used.
- the sense amplifiers would be identical, but often there is a mismatch between them due to variations in circuit parameters deriving from manufacturing process, layout, position in the memory array, and location of the ground. These mismatches can result in erroneous reads.
- a reference bit line bias transistor 211 is connected to the reference bit line 201
- a main bit line bias transistor 212 is connected to the main bit line 202 of a memory cell being read.
- the reference bit line voltage supplied to the sense amplifier (Vs) is less than both the voltage (V 1 ) that corresponds to a bit value of 1 and the voltage (V 0 ) that corresponds to a bit value of 0 due to circuit parameter mismatch between the main bit line and the reference bit line.
- the sense amplifier 220 will sense a bit value of 1. That is, even if the actual stored bit value is 0, the sense amplifier 220 may erroneously sense a bit value of 1.
- the difference between the main bit line voltage corresponding to a “1” and that corresponding to a “0” is small because the bit line resistance in series reduces the resistance ratio of the MTJs as seen by the sense amplifier. Also, a bias across an MTJ reduces the MTJ's resistance, especially the resistance of the anti-parallel state, and so TMR is reduced relative to the case of zero bias. Reduced TMR further decreases the sensing margin, which increases the possibility of an erroneous read. Thus, because of the relatively small sensing margin in MTJ devices, the problem of mismatches due to variations in circuit parameters and reference bit line voltage is particularly acute.
- Embodiments according to the present invention include a memory device that includes an array of memory cells, input/output lines (e.g., bit lines) coupled to the memory cells, and sense amplifiers coupled to the input/output lines. Each sense amplifier is associated with a respective input/output line.
- the device also includes trim circuits. Each trim circuit is associated with and coupled to a respective sense amplifier. Each sense amplifier receives a respective reference voltage that allows the sense amplifier to sense a bit value of an addressed memory cell. Each trim circuit is operable for independently compensating for variations in the reference voltage used by the respective sense amplifier.
- the memory cells include magnetoresistive random access memory (MRAM) cells, and the MRAM cells include magnetic tunnel junction (MTJ) memory cells.
- MRAM magnetoresistive random access memory
- MTJ magnetic tunnel junction
- each trim circuit includes a number of transistors coupled to a ground and selectively coupled to a line that is coupled to a respective sense amplifier.
- the trim circuit is coupled to a reference bit line that is coupled to the sense amplifier through a respective bit line bias transistor.
- the trim circuit is coupled to a bit line bias line that is coupled to a respective bit line bias transistor that is coupled to a respective reference bit line that is coupled to the sense amplifier.
- each trim circuit also includes a selection circuit that is coupled to the transistors and that is operable for selectively coupling one or more of the transistors to the line and for selectively decoupling one or more of the transistors from the line.
- the transistors in the trim circuits have sizes that differ from each other by a factor of two.
- each trim circuit includes a variable resistor that is coupled to a supply voltage and that is also coupled to a reference bit line that is coupled to a respective sense amplifier.
- Embodiments according to the present invention also include a method for configuring a trim circuit in a memory array. For each sense amplifier coupled to the memory array, a variation in an associated reference bit line voltage that places the associated reference bit line voltage outside a range of voltage values is detected; a respective program value to configure the respective programmable trim circuit to compensate for the variation is determined; and the respective program value is stored. When the program value is applied to configure a respective trim circuit, the associated reference bit line voltage is compensated so that it is within the range of voltage values. For example, the program value can be used to select (enable or disable) a number of transistors in a trim circuit or to select an amount of resistance in a trim circuit coupled to the sense amplifier.
- embodiments according to the present invention use a trim circuit per sense amplifier to compensate for variations in the respective reference bit line voltage supplied to the sense amplifier.
- the reference bit line voltage supplied to each sense amplifier is maintained between the voltage associated with a bit value of 1 and the voltage associated with a bit value of 0. Mismatches between sense amplifiers are thereby compensated for or precluded. Consequently, the accuracy and reliability of read operations are increased. Specifically, erroneous reads due to mismatches in circuit parameters and variations in the reference bit line voltages are reduced in number if not completely eliminated, even when the sensing margin is small as it is for MTJ devices in MRAM arrays.
- FIG. 1 illustrates an example of a conventional magnetoresistive random access memory cell.
- FIG. 2A illustrates an example of a conventional memory device including a sense amplifier coupled to a reference bit line and to a main bit line.
- FIG. 2B illustrates an example of voltages versus time for an erroneous read operation in a conventional memory device.
- FIG. 3A illustrates a memory array in a memory device in embodiments according to the present invention.
- FIG. 3B illustrates an example of voltages versus time for a read operation in embodiments according to the present invention.
- FIG. 4 illustrates an embodiment of a trim circuit according to the present invention.
- FIG. 5 illustrates a trim circuit coupled to a reference bit line in embodiments according to the present invention.
- FIG. 6 illustrates a trim circuit coupled to a bit line bias line in embodiments according to the present invention.
- FIG. 7 illustrates another embodiment of a trim circuit according to the present invention.
- FIG. 8 is a flowchart of examples of operations in a method for configuring a trim circuit in embodiments according to the present invention.
- FIG. 9 is an example of a computing system upon which embodiments according to the present invention can be implemented.
- FIG. 3A illustrates a memory array 301 in a memory device 300 in embodiments according to the present invention.
- the memory device 300 is a magnetoresistive random access memory (MRAM) device.
- the memory device 300 is a spin transfer torque (STT-MRAM) device.
- the memory array 301 includes a number of memory cells or storage elements exemplified by the memory cell 302 .
- the memory cell 302 may be an MRAM cell.
- an MRAM cell includes a magnetic tunnel junction (MTJ).
- MTJ magnetic tunnel junction
- the memory device 300 includes a number of word lines exemplified by the word lines WL( 0 ), WL( 1 ), . . . , WL(n), a number of bit lines exemplified by BL( 0 ), BL( 1 ), . . . , BL(m), and a number of source lines exemplified by SL( 0 ), SL 1 ( 1 ), . . . , SL(m). Not all memory cells, word lines, bit lines, and source lines are shown in the figure.
- the bit lines may also be referred to herein as input/output lines.
- the memory cell 302 is at the intersection of a particular word line, bit line, and source line.
- the memory cell 302 is individually addressable using a row address, which specifies the particular word line, and a column address, which specifies the particular bit line.
- the memory device 300 includes an x-decoder block 304 that decodes a row address signal and supplies a signal to the corresponding word line.
- the memory device 300 also includes a number of y-multiplexers (y-muxes) exemplified by the y-mux 306 .
- the y-muxes provide column select logic for selecting a bit line and source line corresponding to a column address signal. A number of memory cells are typically addressed together to form a data word.
- the memory device 300 also includes a number of sense amplifiers 310 - 0 , 310 - 1 , . . . , 310 -N, collectively referred to herein as the sense amplifiers 310 .
- Each of the sense amplifiers 310 is coupled to a respective set of the input/output lines (set of bit lines) through a respective y-mux as shown in FIG. 3A .
- Each sense amplifier can receive a voltage from a respective input/output line (bit line), specifically an input/output line (bit line) corresponding to the memory cell being read (the addressed memory cell).
- the voltage has a first level if a bit value of the addressed memory cell has a first binary value, and has a second level if the bit value of the addressed memory cell has a second binary value.
- Each sense amplifier also can receive a respective reference bit line voltage that allows the sense amplifier to sense the bit value of the addressed memory cell.
- Each sense amplifier 0 , 1 , N outputs a respective output (I/O) value (bit value) I/O 0 , I/O 1 , . . . , I/O N.
- the memory device 300 also includes a number of circuits 320 - 0 , 320 - 1 , . . . , 320 -N collectively referred to herein as trim circuits 320 .
- trim circuits 320 are associated with and coupled to a respective one of the sense amplifier 310 . That is, there is a different trim circuit for each sense amplifier.
- each of the trim circuits 320 compensates for variations in the respective bit line reference voltage received by the corresponding one of the sense amplifiers 310 . That is, the trim circuits 320 are operable to individually correct variations in the reference bit line voltages respectively supplied to the sense amplifiers 310 , and each trim circuit is operable to maintain the respective reference bit line voltage between a first voltage level (the voltage level associated with a bit value of 1) and a second voltage level (the voltage level associated with a bit value of 0), as shown in FIG. 3B .
- FIG. 3B illustrates an example of voltages versus time for a read operation in embodiments according to the present invention.
- the trim circuit 320 -N compensates for variations in the reference voltage received by the sense amplifier 310 -N.
- the reference bit line voltage supplied to the sense amplifier (Vs) is between the voltage (V 1 ) that corresponds to a bit value of 1 and the voltage (V 0 ) that corresponds to a bit value of 0.
- the sense amplifier 310 -N will sense the proper bit value.
- FIG. 4 illustrates a trim circuit 400 in embodiments according to the present invention.
- each of the trim circuits 320 of FIG. 3A is implemented using the trim circuit 400 .
- each of the trim circuits 320 is implemented using the trim circuit 700 of FIG. 7 , described further below.
- the transistor tree 404 of FIG. 4 includes a number of transistors 401 - 0 , 401 - 1 , . . . , 401 - k , collectively referred to herein as the transistors 401 .
- the sizes of the transistors differ from each other by a factor of two.
- the transistor 401 - 1 is twice the size of the transistor 401 - 0
- the transistor 401 - 2 (not shown) is twice the size of the transistor 401 - 1 , and so on.
- the transistors 401 receive a reference voltage from a voltage bias generator 405 .
- the transistors 401 are coupled to a selection circuit 402 .
- the selection circuit 402 is operable for selectively coupling and decoupling one or more of the transistors 401 to and from a respective reference bit line.
- the selection circuit 402 of FIG. 4 includes a number of switches 403 - 0 , 403 - 1 , . . . , 403 - k , collectively referred to herein as the switches 403 .
- the switches 403 can be implemented as transistors. Each of the transistors 401 is coupled to a respective one of the switches 403 . Each of the switches 403 is controlled by a respective program value or configuration bit. If the configuration bit has a first binary value, then the switch is closed (enabled), and the switch is opened (disabled) if the configuration bit has a second binary value. Each of the transistors 401 is also coupled to a respective ground.
- a transistor in the transistor tree 404 When a transistor in the transistor tree 404 is coupled to a respective reference bit line or respective bit line bias line (see FIGS. 5 and 6 ) by closing the associated one of the switches 403 , a corresponding amount of current is trimmed (drained) from that line through the transistor to ground.
- one or more of the transistors may be coupled to the line at a time.
- the transistors 401 have different sizes.
- the amount of the trimmed current can be finely controlled by selecting a single one of the transistors (a single desired size) or any combination of the transistors (any desired combination of sizes).
- the program values used to configure the trim circuit 400 are determined by measuring the reference bit line voltage respectively supplied to each of the sense amplifiers 320 ( FIG. 3A ) and then determining the program values that will cause each respective reference bit line voltage to be in the range between the voltage for a binary value of 1 and the voltage for a binary value of 0. Ideally, each reference bit line voltage supplied to a sense amplifier is at about the midpoint of that range.
- the program values used to control the switches 403 can be determined, for example, when the memory device 300 ( FIG. 3A ) is manufactured, and/or when the memory device is installed in a computing system, and/or each time the memory device is powered up. Alternatively, after installation, testing of the memory device 300 can be periodically performed and the program values can be determined accordingly.
- each trim circuit can be individually tuned. That is, the program values can be different for each of the trim circuits 400 of FIG. 4 .
- the reference bit line voltage for each of the sense amplifiers 320 ( FIG. 3A ) can be individually trimmed, as opposed to global trimming of all sense amplifiers.
- FIG. 5 illustrates a trim circuit 400 coupled to a reference bit line 502 in an embodiment according to the present invention.
- the sense amplifier 310 -N is coupled to receive a reference bit line voltage from the reference bit line 502 , which is connected to the sense amplifier through a reference bit line bias transistor 506 .
- a reference bit line bias line 504 is connected to the gate of the reference bit line bias transistor 506 .
- the trim circuit 400 is configured to trim a selected amount of current on the reference bit line 502 to compensate for variations in the reference bit line, so that a trimmed reference bit line voltage is supplied to the sense amplifier 310 -N.
- the sense amplifier 310 -N is also coupled to receive a main bit line voltage from the main bit line 508 , which is connected to the sense amplifier through a main bit line bias transistor 510 .
- a main bit line bias line 512 is connected to the gate of the main bit line bias transistor 510 .
- the main bit line voltage is the voltage on the bit line of the memory cell being read (the addressed memory cell).
- the sense amplifier 310 -N can compare the main bit line voltage and the trimmed reference bit line voltage to determine the bit value of the memory cell being read.
- FIG. 6 illustrates a trim circuit 400 coupled to a bit line bias line 604 in an embodiment according to the present invention.
- a reference bit line bias line 604 is connected to the gate of the reference bit line bias transistor 606 that is coupled to the reference bit line 602 , which is coupled to the sense amplifier 310 -N.
- the trim circuit 400 is configured to trim a selected amount of the current on the reference bit line bias line 604 to compensate for variations in the reference bit line 602 , so that a trimmed reference bit line voltage is supplied to the sense amplifier 310 -N. More specifically, the float on the reference bit line bias transistor 606 is adjusted to provide a different bias for the reference bit line 602 and trim the reference bit line voltage supplied to the sense amplifier 310 -N.
- the sense amplifier 310 -N is also coupled to receive a main bit line voltage from the main bit line 608 , which is connected to the sense amplifier through a main bit line bias transistor 610 .
- a main bit line bias line 612 is connected to the gate of the main bit line bias transistor 610 .
- the main bit line voltage is the voltage on the bit line of the memory cell being read (the addressed memory cell).
- the sense amplifier 310 -N can compare the main bit line voltage and the trimmed reference bit line voltage to determine the bit value of the memory cell being read.
- FIG. 7 illustrates a trim circuit 700 in another embodiment according to the present invention.
- each of the trim circuits 320 of FIG. 3A is implemented using the trim circuit 700 .
- the trim circuit 700 includes a variable resistor 702 coupled to the reference bit line 704 and to supply voltage Vdd.
- the trim circuit 700 also includes a resistor 703 coupled between the supply voltage Vdd and the main bit line 710 .
- the current on the reference bit line 702 can be trimmed using the trim circuit 700 , by varying the resistances of the variable resistor 702 , so that a trimmed reference bit line voltage is supplied to the sense amplifier 310 -N.
- the reference bit line 704 is coupled to the trim circuit 700 and to the sense amplifier 310 -N through a reference bit line bias transistor 706 .
- a reference bit line bias line 708 is connected to the gate of the reference bit line bias transistor 706 .
- the variable resistor 702 can be implemented using a digital potentiometer, or digitally controlled variable resistor, that is controlled by program values or configuration bits in a manner similar to that described above for the trim circuit 400 .
- the program values used to control the variable resistor 702 can be determined, for example, when the memory device 300 ( FIG. 3A ) is manufactured, and/or when the memory device is installed in a computing system, and/or each time the memory device is powered up. Alternatively, after installation, testing of the memory device 300 can be periodically performed and the program values can be determined accordingly.
- the sense amplifier 310 -N is also coupled to receive a main bit line voltage from the main bit line 710 , which is connected to the sense amplifier through a main bit line bias transistor 712 .
- a main bit line bias line 714 is connected to the gate of the main bit line bias transistor 712 .
- the main bit line 710 is also coupled to the trim circuit 700 .
- the main bit line voltage is the voltage on the bit line of the memory cell being read (the addressed memory cell).
- the sense amplifier 310 -N can compare the main bit line voltage and the trimmed reference bit line voltage to determine the bit value of the memory cell being read.
- FIG. 8 is a flowchart 800 of examples of operations in a method for configuring a trim circuit in embodiments according to the present invention.
- the operations can be performed in and by the computing system 900 of FIG. 9 .
- the computing system 900 can include the memory device 300 of FIG. 3A or can be coupled to the memory device.
- the operations in the flowchart 800 can be performed, for example, by a tester system when the memory device 300 is manufactured, and/or when the memory device is installed, and/or each time the memory device is powered up, and/or each time the memory device is tested.
- the operations in the flowchart 800 can be performed for each of the sense amplifiers 310 of FIG. 3A .
- a respective program value or configuration bit to configure a respective programmable trim circuit e.g., the trim circuit 400 or the trim circuit 700 of FIGS. 4 and 7 , respectively.
- the respective program value is non-volatilely stored.
- the respective program value when applied to configure the respective programmable trim circuit, causes the associated reference bit line voltage to be within the range of voltage values.
- the respective program value is applied to select a number of transistors to be coupled to a reference bit line coupled to the respective sense amplifier through a respective bit line bias transistor.
- the respective program value is applied to select a number of transistors to be coupled to a bit line bias line coupled to a respective bit line bias transistor coupled to a respective reference bit line that is coupled to the respective sense amplifier.
- the respective program value is applied to select an amount of resistance to be applied to a reference bit line coupled to the respective sense amplifier.
- FIG. 9 is an example of a computing system 900 upon which embodiments according to the present invention can be implemented.
- the system 900 includes at least one processing unit 902 and memory 904 . This most basic configuration is illustrated in FIG. 9 by dashed line 906 .
- the system 900 may also have additional features and/or functionality.
- the system 900 may also include additional storage (removable and/or non-removable) including, but not limited to, magnetic or optical disks or tape. Such additional storage is illustrated in FIG. 9 by removable storage 908 and non-removable storage 920 .
- the system 900 may also contain communications connection(s) 922 that allow the device to communicate with other devices, e.g., in a networked environment using logical connections to one or more remote computers.
- the system 900 can also include input device(s) 924 such as keyboard, mouse, pen, voice input device, touch input device, etc.
- input device(s) 924 such as keyboard, mouse, pen, voice input device, touch input device, etc.
- output device(s) 926 such as a display device, speakers, printer, etc., are also included.
- the memory 904 includes computer-readable instructions, data structures, program modules, and the like associated with an application for executing a method for configuring a trim circuit in embodiments according to the present invention (e.g., the method of FIG. 8 ).
- the system 900 can include a tester system that can be connected to a memory device that includes a trim circuit (e.g., the memory device 300 of FIG. 3 ).
- a trim circuit per sense amplifier is used to compensate for variations in the respective reference bit line voltage supplied to the sense amplifier.
- the reference bit line voltage supplied to each sense amplifier is maintained between the voltage associated with a bit value of 1 and the voltage associated with a bit value of 0. Mismatches between sense amplifiers are thereby compensated for or precluded. Consequently, the accuracy and reliability of read operations are increased. Specifically, erroneous reads due to mismatches in circuit parameters and variations in the reference bit line voltages are reduced in number if not completely eliminated, even when the sensing margin is small as it is for MTJ devices in MRAM arrays.
- Embodiments described herein may be discussed in the general context of computer-executable instructions residing on some form of computer-readable storage medium, such as program modules, executed by one or more computers or other devices.
- computer-readable storage media may comprise non-transitory computer-readable storage media and communication media; non-transitory computer-readable media include all computer-readable media except for a transitory, propagating signal.
- program modules include routines, programs, objects, components, data structures, etc., that perform particular tasks or implement particular abstract data types. The functionality of the program modules may be combined or distributed as desired in various embodiments.
- Computer storage media includes volatile and nonvolatile, removable and non-removable media implemented in any method or technology for storage of information such as computer-readable instructions, data structures, program modules or other data.
- Computer storage media includes, but is not limited to, random access memory (RAM), magnetoresistive random access memory (MRAM), read only memory (ROM), electrically erasable programmable ROM (EEPROM), flash memory or other memory technology, compact disk ROM (CD-ROM), digital versatile disks (DVDs) or other optical storage, magnetic cassettes, magnetic tape, magnetic disk storage or other magnetic storage devices, or any other medium that can be used to store the desired information and that can be accessed to retrieve that information.
- RAM random access memory
- MRAM magnetoresistive random access memory
- ROM read only memory
- EEPROM electrically erasable programmable ROM
- flash memory or other memory technology
- CD-ROM compact disk ROM
- DVDs digital versatile disks
- Communication media can embody computer-executable instructions, data structures, and program modules, and includes any information delivery media.
- communication media includes wired media such as a wired network or direct-wired connection, and wireless media such as acoustic, radio frequency (RF), infrared, and other wireless media. Combinations of any of the above can also be included within the scope of computer-readable media.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Mram Or Spin Memory Techniques (AREA)
Abstract
Description
- Magnetoresistive random access memory (MRAM) is a non-volatile memory technology that stores data through magnetic storage elements. The elements are two ferromagnetic plates or electrodes that can hold a magnetic field and are separated by a non-magnetic material, such as a non-magnetic metal or insulator. This structure is known as a magnetic tunnel junction (MTJ). MRAM devices are considered to be a next generation structure for a wide range of memory applications.
-
FIG. 1 illustrates an example of anMRAM cell 110 including an MTJ 120. In general, one of the plates (a reference layer or fixed layer 130) has its magnetization pinned, meaning that this layer has a higher coercivity than the other layer and requires a larger magnetic field or spin-polarized current to change the orientation of its magnetization. The second plate is typically referred to as thefree layer 140 and its magnetization direction can be changed by a smaller magnetic field or spin-polarized current relative to that of thereference layer 130. The two plates can be sub-micron in lateral size, and the magnetization direction can still be stable with respect to thermal fluctuations. - MRAM devices can store information by changing the orientation of the magnetization of the
free layer 140. In particular, based on whether thefree layer 140 is in a parallel or anti-parallel alignment relative to thereference layer 130, either a binary value of “1” or a binary value of “0” can be stored in theMRAM cell 110 as represented inFIG. 1 . - MRAM products based on spin transfer torque switching, or spin transfer switching, are already making their way into larger data storage devices. Spin transfer torque MRAM (STT-MRAM) devices, such as the one illustrated in
FIG. 1 , use spin-aligned (polarized) electrons to change the magnetization orientation of the free layer in the magnetic tunnel junction. In general, electrons possess a quantized number of angular momentum intrinsic to the electron referred to as spin. An electrical current is generally unpolarized; that is, it consists of 50% spin-up and 50% spin-down electrons. By passing a current though a magnetic layer, electrons are polarized with a spin orientation corresponding to the magnetization direction of the magnetic layer (e.g., polarizer), thereby producing a spin-polarized current. If the spin-polarized current is passed to the magnetic region of thefree layer 140 in the MTJ device, the electrons will transfer a portion of their spin-angular momentum to the magnetization layer to produce a torque on the magnetization of the free layer. This spin transfer torque can switch the magnetization of thefree layer 140, which in effect writes either a “1” or a “0” based on whether the free layer is in the parallel or anti-parallel state relative to thereference layer 130. - Due to the spin-polarized electron tunneling effect, the electrical resistance of the cell changes due to the orientation of the magnetic fields of the two
layers - Generally speaking, to read a memory cell, a current is applied to the bit line that includes that cell (the “main bit line”) to detect the value of the cell's resistance by monitoring the voltage across the cell. A sense amplifier is used to sense the voltage level on the main bit line and compare it to a reference bit line voltage. The reference bit line voltage is established at a level that is between the main bit line voltage that corresponds to a bit value of 1 and the main bit line voltage that corresponds to a bit value of 0. If the main bit line voltage is greater than the reference bit line voltage, then a “1” is stored in the cell; and if the main bit line voltage is less than the reference bit line voltage, then a “0” is stored in the cell.
- There is a sense amplifier for each bit line. Thus, for example, for a 32-bit read, 32 sense amplifiers are used. Ideally, the sense amplifiers would be identical, but often there is a mismatch between them due to variations in circuit parameters deriving from manufacturing process, layout, position in the memory array, and location of the ground. These mismatches can result in erroneous reads.
- This problem is illustrated by the example of
FIGS. 2A and 2B . A reference bitline bias transistor 211 is connected to thereference bit line 201, and a main bitline bias transistor 212 is connected to themain bit line 202 of a memory cell being read. As illustrated inFIG. 2B , during the clock period of thesense amplifier 220, the reference bit line voltage supplied to the sense amplifier (Vs) is less than both the voltage (V1) that corresponds to a bit value of 1 and the voltage (V0) that corresponds to a bit value of 0 due to circuit parameter mismatch between the main bit line and the reference bit line. Thus, regardless of the actual bit value (0 or 1) stored by the memory cell that is being read, thesense amplifier 220 will sense a bit value of 1. That is, even if the actual stored bit value is 0, thesense amplifier 220 may erroneously sense a bit value of 1. - In an MTJ device, the difference between the main bit line voltage corresponding to a “1” and that corresponding to a “0” (the sensing margin) is small because the bit line resistance in series reduces the resistance ratio of the MTJs as seen by the sense amplifier. Also, a bias across an MTJ reduces the MTJ's resistance, especially the resistance of the anti-parallel state, and so TMR is reduced relative to the case of zero bias. Reduced TMR further decreases the sensing margin, which increases the possibility of an erroneous read. Thus, because of the relatively small sensing margin in MTJ devices, the problem of mismatches due to variations in circuit parameters and reference bit line voltage is particularly acute.
- Embodiments according to the present invention include a memory device that includes an array of memory cells, input/output lines (e.g., bit lines) coupled to the memory cells, and sense amplifiers coupled to the input/output lines. Each sense amplifier is associated with a respective input/output line. The device also includes trim circuits. Each trim circuit is associated with and coupled to a respective sense amplifier. Each sense amplifier receives a respective reference voltage that allows the sense amplifier to sense a bit value of an addressed memory cell. Each trim circuit is operable for independently compensating for variations in the reference voltage used by the respective sense amplifier.
- In an embodiment, the memory cells include magnetoresistive random access memory (MRAM) cells, and the MRAM cells include magnetic tunnel junction (MTJ) memory cells.
- In some embodiments, each trim circuit includes a number of transistors coupled to a ground and selectively coupled to a line that is coupled to a respective sense amplifier. In an embodiment, the trim circuit is coupled to a reference bit line that is coupled to the sense amplifier through a respective bit line bias transistor. In another embodiment, the trim circuit is coupled to a bit line bias line that is coupled to a respective bit line bias transistor that is coupled to a respective reference bit line that is coupled to the sense amplifier. In some of these embodiments, each trim circuit also includes a selection circuit that is coupled to the transistors and that is operable for selectively coupling one or more of the transistors to the line and for selectively decoupling one or more of the transistors from the line. In an embodiment, the transistors in the trim circuits have sizes that differ from each other by a factor of two.
- In other embodiments, each trim circuit includes a variable resistor that is coupled to a supply voltage and that is also coupled to a reference bit line that is coupled to a respective sense amplifier.
- Embodiments according to the present invention also include a method for configuring a trim circuit in a memory array. For each sense amplifier coupled to the memory array, a variation in an associated reference bit line voltage that places the associated reference bit line voltage outside a range of voltage values is detected; a respective program value to configure the respective programmable trim circuit to compensate for the variation is determined; and the respective program value is stored. When the program value is applied to configure a respective trim circuit, the associated reference bit line voltage is compensated so that it is within the range of voltage values. For example, the program value can be used to select (enable or disable) a number of transistors in a trim circuit or to select an amount of resistance in a trim circuit coupled to the sense amplifier.
- In summary, embodiments according to the present invention use a trim circuit per sense amplifier to compensate for variations in the respective reference bit line voltage supplied to the sense amplifier. As a result, the reference bit line voltage supplied to each sense amplifier is maintained between the voltage associated with a bit value of 1 and the voltage associated with a bit value of 0. Mismatches between sense amplifiers are thereby compensated for or precluded. Consequently, the accuracy and reliability of read operations are increased. Specifically, erroneous reads due to mismatches in circuit parameters and variations in the reference bit line voltages are reduced in number if not completely eliminated, even when the sensing margin is small as it is for MTJ devices in MRAM arrays.
- These and other objects and advantages of the various embodiments of the present invention will be recognized by those of ordinary skill in the art after reading the following detailed description of the embodiments that are illustrated in the various drawing figures.
- The accompanying drawings, which are incorporated in and form a part of this specification and in which like numerals depict like elements, illustrate embodiments of the present disclosure and, together with the detailed description, serve to explain the principles of the disclosure.
-
FIG. 1 illustrates an example of a conventional magnetoresistive random access memory cell. -
FIG. 2A illustrates an example of a conventional memory device including a sense amplifier coupled to a reference bit line and to a main bit line. -
FIG. 2B illustrates an example of voltages versus time for an erroneous read operation in a conventional memory device. -
FIG. 3A illustrates a memory array in a memory device in embodiments according to the present invention. -
FIG. 3B illustrates an example of voltages versus time for a read operation in embodiments according to the present invention. -
FIG. 4 illustrates an embodiment of a trim circuit according to the present invention. -
FIG. 5 illustrates a trim circuit coupled to a reference bit line in embodiments according to the present invention. -
FIG. 6 illustrates a trim circuit coupled to a bit line bias line in embodiments according to the present invention. -
FIG. 7 illustrates another embodiment of a trim circuit according to the present invention. -
FIG. 8 is a flowchart of examples of operations in a method for configuring a trim circuit in embodiments according to the present invention. -
FIG. 9 is an example of a computing system upon which embodiments according to the present invention can be implemented. - Reference will now be made in detail to the various embodiments of the present disclosure, examples of which are illustrated in the accompanying drawings. While described in conjunction with these embodiments, it will be understood that they are not intended to limit the disclosure to these embodiments. On the contrary, the disclosure is intended to cover alternatives, modifications and equivalents, which may be included within the spirit and scope of the disclosure as defined by the appended claims. Furthermore, in the following detailed description of the present disclosure, numerous specific details are set forth in order to provide a thorough understanding of the present disclosure. However, it will be understood that the present disclosure may be practiced without these specific details. In other instances, well-known methods, procedures, components, and circuits have not been described in detail so as not to unnecessarily obscure aspects of the present disclosure.
- Some portions of the detailed descriptions that follow are presented in terms of procedures, logic blocks, processing, and other symbolic representations of operations on data bits within a computer memory. These descriptions and representations are the means used by those skilled in the data processing arts to most effectively convey the substance of their work to others skilled in the art. In the present application, a procedure, logic block, process, or the like, is conceived to be a self-consistent sequence of steps or instructions leading to a desired result. The steps are those utilizing physical manipulations of physical quantities. Usually, although not necessarily, these quantities take the form of electrical or magnetic signals capable of being stored, transferred, combined, compared, and otherwise manipulated in a computing system. It has proven convenient at times, principally for reasons of common usage, to refer to these signals as transactions, bits, values, elements, symbols, characters, samples, pixels, or the like.
- It should be borne in mind, however, that all of these and similar terms are to be associated with the appropriate physical quantities and are merely convenient labels applied to these quantities. Unless specifically stated otherwise as apparent from the following discussions, it is appreciated that throughout the present disclosure, discussions utilizing terms such as “reading,” “programming,” “detecting,” “determining,” “storing,” “applying,” or the like, refer to actions and processes (e.g., the
flowchart 800 ofFIG. 8 ) of a computing system or similar electronic computing device or hardware processor (e.g., thesystem 900 ofFIG. 9 ). The computing system or similar electronic computing device manipulates and transforms data represented as physical (electronic) quantities within the computing system memories, registers or other such information storage, transmission or display devices. - Memory Array with Individually Trimmable Sense Amplifiers
-
FIG. 3A illustrates amemory array 301 in amemory device 300 in embodiments according to the present invention. In embodiments, thememory device 300 is a magnetoresistive random access memory (MRAM) device. In an embodiment, thememory device 300 is a spin transfer torque (STT-MRAM) device. - The
memory array 301 includes a number of memory cells or storage elements exemplified by thememory cell 302. As just noted, thememory cell 302 may be an MRAM cell. In embodiments, an MRAM cell includes a magnetic tunnel junction (MTJ). - The
memory device 300 includes a number of word lines exemplified by the word lines WL(0), WL(1), . . . , WL(n), a number of bit lines exemplified by BL(0), BL(1), . . . , BL(m), and a number of source lines exemplified by SL(0), SL1(1), . . . , SL(m). Not all memory cells, word lines, bit lines, and source lines are shown in the figure. The bit lines may also be referred to herein as input/output lines. - The
memory cell 302 is at the intersection of a particular word line, bit line, and source line. Thememory cell 302 is individually addressable using a row address, which specifies the particular word line, and a column address, which specifies the particular bit line. Thememory device 300 includes anx-decoder block 304 that decodes a row address signal and supplies a signal to the corresponding word line. Thememory device 300 also includes a number of y-multiplexers (y-muxes) exemplified by the y-mux 306. The y-muxes provide column select logic for selecting a bit line and source line corresponding to a column address signal. A number of memory cells are typically addressed together to form a data word. - The
memory device 300 also includes a number of sense amplifiers 310-0, 310-1, . . . , 310-N, collectively referred to herein as thesense amplifiers 310. Each of thesense amplifiers 310 is coupled to a respective set of the input/output lines (set of bit lines) through a respective y-mux as shown inFIG. 3A . Each sense amplifier can receive a voltage from a respective input/output line (bit line), specifically an input/output line (bit line) corresponding to the memory cell being read (the addressed memory cell). The voltage has a first level if a bit value of the addressed memory cell has a first binary value, and has a second level if the bit value of the addressed memory cell has a second binary value. Each sense amplifier also can receive a respective reference bit line voltage that allows the sense amplifier to sense the bit value of the addressed memory cell. Eachsense amplifier O 0, I/O 1, . . . , I/O N. - Significantly, in embodiments according to the present invention, the
memory device 300 also includes a number of circuits 320-0, 320-1, . . . , 320-N collectively referred to herein astrim circuits 320. Each of thetrim circuits 320 is associated with and coupled to a respective one of thesense amplifier 310. That is, there is a different trim circuit for each sense amplifier. - As described further below, each of the
trim circuits 320 compensates for variations in the respective bit line reference voltage received by the corresponding one of thesense amplifiers 310. That is, thetrim circuits 320 are operable to individually correct variations in the reference bit line voltages respectively supplied to thesense amplifiers 310, and each trim circuit is operable to maintain the respective reference bit line voltage between a first voltage level (the voltage level associated with a bit value of 1) and a second voltage level (the voltage level associated with a bit value of 0), as shown inFIG. 3B . -
FIG. 3B illustrates an example of voltages versus time for a read operation in embodiments according to the present invention. For example, the trim circuit 320-N compensates for variations in the reference voltage received by the sense amplifier 310-N. As a result, during the clock period of the sense amplifier 310-N, there is no mismatch between the main and reference bit line voltages and the reference bit line voltage supplied to the sense amplifier (Vs) is between the voltage (V1) that corresponds to a bit value of 1 and the voltage (V0) that corresponds to a bit value of 0. Thus, the sense amplifier 310-N will sense the proper bit value. - Co-pending U.S. patent application Ser. No. ______, entitled “Multi-Port Random Access Memory,” by Mourad El Baraji et al., Attorney Docket No. SPIN-0012-01.01US, is hereby incorporated by reference in its entirety. That application describes a multi-port memory device that can access two or more memory cells at the same time. Embodiments according to the present disclosure can be utilized with and/or in a multi-port memory device as disclosed in the referenced application.
-
FIG. 4 illustrates atrim circuit 400 in embodiments according to the present invention. In some embodiments, each of thetrim circuits 320 ofFIG. 3A is implemented using thetrim circuit 400. In other embodiments, each of thetrim circuits 320 is implemented using thetrim circuit 700 ofFIG. 7 , described further below. - The
transistor tree 404 ofFIG. 4 includes a number of transistors 401-0, 401-1, . . . , 401-k, collectively referred to herein as thetransistors 401. In an embodiment, the sizes of the transistors differ from each other by a factor of two. Thus, for example, the transistor 401-1 is twice the size of the transistor 401-0, the transistor 401-2 (not shown) is twice the size of the transistor 401-1, and so on. - The
transistors 401 receive a reference voltage from avoltage bias generator 405. Thetransistors 401 are coupled to aselection circuit 402. In general, as described further in conjunction withFIGS. 5 and 6 below, theselection circuit 402 is operable for selectively coupling and decoupling one or more of thetransistors 401 to and from a respective reference bit line. - In an embodiment, the
selection circuit 402 ofFIG. 4 includes a number of switches 403-0, 403-1, . . . , 403-k, collectively referred to herein as theswitches 403. Theswitches 403 can be implemented as transistors. Each of thetransistors 401 is coupled to a respective one of theswitches 403. Each of theswitches 403 is controlled by a respective program value or configuration bit. If the configuration bit has a first binary value, then the switch is closed (enabled), and the switch is opened (disabled) if the configuration bit has a second binary value. Each of thetransistors 401 is also coupled to a respective ground. - When a transistor in the
transistor tree 404 is coupled to a respective reference bit line or respective bit line bias line (seeFIGS. 5 and 6 ) by closing the associated one of theswitches 403, a corresponding amount of current is trimmed (drained) from that line through the transistor to ground. As noted above, one or more of the transistors may be coupled to the line at a time. As described above, in an embodiment, thetransistors 401 have different sizes. Thus, the amount of the trimmed current can be finely controlled by selecting a single one of the transistors (a single desired size) or any combination of the transistors (any desired combination of sizes). - In general, the program values used to configure the trim circuit 400 (
FIG. 4 ) are determined by measuring the reference bit line voltage respectively supplied to each of the sense amplifiers 320 (FIG. 3A ) and then determining the program values that will cause each respective reference bit line voltage to be in the range between the voltage for a binary value of 1 and the voltage for a binary value of 0. Ideally, each reference bit line voltage supplied to a sense amplifier is at about the midpoint of that range. - The program values used to control the switches 403 (
FIG. 4 ) can be determined, for example, when the memory device 300 (FIG. 3A ) is manufactured, and/or when the memory device is installed in a computing system, and/or each time the memory device is powered up. Alternatively, after installation, testing of thememory device 300 can be periodically performed and the program values can be determined accordingly. - Because a respective trim circuit is coupled to each sense amplifier, each trim circuit can be individually tuned. That is, the program values can be different for each of the
trim circuits 400 ofFIG. 4 . Thus, the reference bit line voltage for each of the sense amplifiers 320 (FIG. 3A ) can be individually trimmed, as opposed to global trimming of all sense amplifiers. -
FIG. 5 illustrates atrim circuit 400 coupled to a reference bit line 502 in an embodiment according to the present invention. The sense amplifier 310-N is coupled to receive a reference bit line voltage from the reference bit line 502, which is connected to the sense amplifier through a reference bitline bias transistor 506. A reference bit line bias line 504 is connected to the gate of the reference bitline bias transistor 506. As described above, thetrim circuit 400 is configured to trim a selected amount of current on the reference bit line 502 to compensate for variations in the reference bit line, so that a trimmed reference bit line voltage is supplied to the sense amplifier 310-N. - The sense amplifier 310-N is also coupled to receive a main bit line voltage from the
main bit line 508, which is connected to the sense amplifier through a main bit line bias transistor 510. A main bit line bias line 512 is connected to the gate of the main bit line bias transistor 510. The main bit line voltage is the voltage on the bit line of the memory cell being read (the addressed memory cell). The sense amplifier 310-N can compare the main bit line voltage and the trimmed reference bit line voltage to determine the bit value of the memory cell being read. -
FIG. 6 illustrates atrim circuit 400 coupled to a bit line bias line 604 in an embodiment according to the present invention. A reference bit line bias line 604 is connected to the gate of the reference bit line bias transistor 606 that is coupled to the reference bit line 602, which is coupled to the sense amplifier 310-N. As described above, thetrim circuit 400 is configured to trim a selected amount of the current on the reference bit line bias line 604 to compensate for variations in the reference bit line 602, so that a trimmed reference bit line voltage is supplied to the sense amplifier 310-N. More specifically, the float on the reference bit line bias transistor 606 is adjusted to provide a different bias for the reference bit line 602 and trim the reference bit line voltage supplied to the sense amplifier 310-N. - The sense amplifier 310-N is also coupled to receive a main bit line voltage from the
main bit line 608, which is connected to the sense amplifier through a main bit line bias transistor 610. A main bitline bias line 612 is connected to the gate of the main bit line bias transistor 610. The main bit line voltage is the voltage on the bit line of the memory cell being read (the addressed memory cell). The sense amplifier 310-N can compare the main bit line voltage and the trimmed reference bit line voltage to determine the bit value of the memory cell being read. -
FIG. 7 illustrates atrim circuit 700 in another embodiment according to the present invention. As mentioned above, in some embodiments, each of thetrim circuits 320 ofFIG. 3A is implemented using thetrim circuit 700. Thetrim circuit 700 includes avariable resistor 702 coupled to thereference bit line 704 and to supply voltage Vdd. Thetrim circuit 700 also includes aresistor 703 coupled between the supply voltage Vdd and themain bit line 710. The current on thereference bit line 702 can be trimmed using thetrim circuit 700, by varying the resistances of thevariable resistor 702, so that a trimmed reference bit line voltage is supplied to the sense amplifier 310-N. - The
reference bit line 704 is coupled to thetrim circuit 700 and to the sense amplifier 310-N through a reference bit line bias transistor 706. A reference bit line bias line 708 is connected to the gate of the reference bit line bias transistor 706. - The
variable resistor 702 can be implemented using a digital potentiometer, or digitally controlled variable resistor, that is controlled by program values or configuration bits in a manner similar to that described above for thetrim circuit 400. The program values used to control thevariable resistor 702 can be determined, for example, when the memory device 300 (FIG. 3A ) is manufactured, and/or when the memory device is installed in a computing system, and/or each time the memory device is powered up. Alternatively, after installation, testing of thememory device 300 can be periodically performed and the program values can be determined accordingly. - The sense amplifier 310-N is also coupled to receive a main bit line voltage from the
main bit line 710, which is connected to the sense amplifier through a main bitline bias transistor 712. A main bit line bias line 714 is connected to the gate of the main bitline bias transistor 712. Themain bit line 710 is also coupled to thetrim circuit 700. The main bit line voltage is the voltage on the bit line of the memory cell being read (the addressed memory cell). The sense amplifier 310-N can compare the main bit line voltage and the trimmed reference bit line voltage to determine the bit value of the memory cell being read. -
FIG. 8 is aflowchart 800 of examples of operations in a method for configuring a trim circuit in embodiments according to the present invention. The operations can be performed in and by thecomputing system 900 ofFIG. 9 . Thecomputing system 900 can include thememory device 300 ofFIG. 3A or can be coupled to the memory device. The operations in theflowchart 800 can be performed, for example, by a tester system when thememory device 300 is manufactured, and/or when the memory device is installed, and/or each time the memory device is powered up, and/or each time the memory device is tested. The operations in theflowchart 800 can be performed for each of thesense amplifiers 310 ofFIG. 3A . - In
block 802 ofFIG. 8 , a variation of a reference bit line voltage associated with a sense amplifier, that places the associated reference bit line voltage outside a range of voltage values, is detected. - In
block 804, a respective program value or configuration bit to configure a respective programmable trim circuit (e.g., thetrim circuit 400 or thetrim circuit 700 ofFIGS. 4 and 7 , respectively) to compensate for the variation is determined. - In
block 806, the respective program value is non-volatilely stored. The respective program value, when applied to configure the respective programmable trim circuit, causes the associated reference bit line voltage to be within the range of voltage values. - For implementations using the
trim circuit 400 ofFIG. 4 implemented as shown inFIG. 5 , the respective program value is applied to select a number of transistors to be coupled to a reference bit line coupled to the respective sense amplifier through a respective bit line bias transistor. For implementations using thetrim circuit 400 ofFIG. 4 implemented as shown inFIG. 6 , the respective program value is applied to select a number of transistors to be coupled to a bit line bias line coupled to a respective bit line bias transistor coupled to a respective reference bit line that is coupled to the respective sense amplifier. - For implementations using the
trim circuit 700 ofFIG. 7 , the respective program value is applied to select an amount of resistance to be applied to a reference bit line coupled to the respective sense amplifier. -
FIG. 9 is an example of acomputing system 900 upon which embodiments according to the present invention can be implemented. In its most basic configuration, thesystem 900 includes at least oneprocessing unit 902 andmemory 904. This most basic configuration is illustrated inFIG. 9 by dashedline 906. Thesystem 900 may also have additional features and/or functionality. For example, thesystem 900 may also include additional storage (removable and/or non-removable) including, but not limited to, magnetic or optical disks or tape. Such additional storage is illustrated inFIG. 9 byremovable storage 908 andnon-removable storage 920. Thesystem 900 may also contain communications connection(s) 922 that allow the device to communicate with other devices, e.g., in a networked environment using logical connections to one or more remote computers. - The
system 900 can also include input device(s) 924 such as keyboard, mouse, pen, voice input device, touch input device, etc. Output device(s) 926 such as a display device, speakers, printer, etc., are also included. - In the example of
FIG. 9 , thememory 904 includes computer-readable instructions, data structures, program modules, and the like associated with an application for executing a method for configuring a trim circuit in embodiments according to the present invention (e.g., the method ofFIG. 8 ). For example, in an embodiment, thesystem 900 can include a tester system that can be connected to a memory device that includes a trim circuit (e.g., thememory device 300 ofFIG. 3 ). - Thus, in embodiments according to the present invention, a trim circuit per sense amplifier is used to compensate for variations in the respective reference bit line voltage supplied to the sense amplifier. As a result, the reference bit line voltage supplied to each sense amplifier is maintained between the voltage associated with a bit value of 1 and the voltage associated with a bit value of 0. Mismatches between sense amplifiers are thereby compensated for or precluded. Consequently, the accuracy and reliability of read operations are increased. Specifically, erroneous reads due to mismatches in circuit parameters and variations in the reference bit line voltages are reduced in number if not completely eliminated, even when the sensing margin is small as it is for MTJ devices in MRAM arrays.
- While the foregoing disclosure sets forth various embodiments using specific block diagrams, flowcharts, and examples, each block diagram component, flowchart step, operation, and/or component described and/or illustrated herein may be implemented, individually and/or collectively, using a wide range of hardware, software, or firmware (or any combination thereof) configurations. In addition, any disclosure of components contained within other components should be considered as examples because many other architectures can be implemented to achieve the same functionality.
- The process parameters and sequence of steps described and/or illustrated herein are given by way of example only and can be varied as desired. For example, while the steps illustrated and/or described herein may be shown or discussed in a particular order, these steps do not necessarily need to be performed in the order illustrated or discussed. The example methods described and/or illustrated herein may also omit one or more of the steps described or illustrated herein or include additional steps in addition to those disclosed.
- Although the subject matter has been described in language specific to structural features and/or methodological acts, it is to be understood that the subject matter defined in the disclosure is not necessarily limited to the specific features or acts described above. Rather, the specific features and acts described above are disclosed as example forms of implementing the disclosure.
- Embodiments described herein may be discussed in the general context of computer-executable instructions residing on some form of computer-readable storage medium, such as program modules, executed by one or more computers or other devices. By way of example, and not limitation, computer-readable storage media may comprise non-transitory computer-readable storage media and communication media; non-transitory computer-readable media include all computer-readable media except for a transitory, propagating signal. Generally, program modules include routines, programs, objects, components, data structures, etc., that perform particular tasks or implement particular abstract data types. The functionality of the program modules may be combined or distributed as desired in various embodiments.
- Computer storage media includes volatile and nonvolatile, removable and non-removable media implemented in any method or technology for storage of information such as computer-readable instructions, data structures, program modules or other data. Computer storage media includes, but is not limited to, random access memory (RAM), magnetoresistive random access memory (MRAM), read only memory (ROM), electrically erasable programmable ROM (EEPROM), flash memory or other memory technology, compact disk ROM (CD-ROM), digital versatile disks (DVDs) or other optical storage, magnetic cassettes, magnetic tape, magnetic disk storage or other magnetic storage devices, or any other medium that can be used to store the desired information and that can be accessed to retrieve that information.
- Communication media can embody computer-executable instructions, data structures, and program modules, and includes any information delivery media. By way of example, and not limitation, communication media includes wired media such as a wired network or direct-wired connection, and wireless media such as acoustic, radio frequency (RF), infrared, and other wireless media. Combinations of any of the above can also be included within the scope of computer-readable media.
- Embodiments according to the present invention are thus described. While the present invention has been described in particular embodiments, it should be appreciated that the present invention should not be construed as limited by such embodiments, but rather construed according to the following claims.
Claims (19)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/857,296 US10360962B1 (en) | 2017-12-28 | 2017-12-28 | Memory array with individually trimmable sense amplifiers |
PCT/US2018/066041 WO2019133328A1 (en) | 2017-12-28 | 2018-12-17 | Memory array with individually trimmable sense amplifiers |
US16/520,162 US10930332B2 (en) | 2017-12-28 | 2019-07-23 | Memory array with individually trimmable sense amplifiers |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/857,296 US10360962B1 (en) | 2017-12-28 | 2017-12-28 | Memory array with individually trimmable sense amplifiers |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/520,162 Continuation US10930332B2 (en) | 2017-12-28 | 2019-07-23 | Memory array with individually trimmable sense amplifiers |
Publications (2)
Publication Number | Publication Date |
---|---|
US20190206467A1 true US20190206467A1 (en) | 2019-07-04 |
US10360962B1 US10360962B1 (en) | 2019-07-23 |
Family
ID=67058431
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/857,296 Active US10360962B1 (en) | 2017-12-28 | 2017-12-28 | Memory array with individually trimmable sense amplifiers |
US16/520,162 Active US10930332B2 (en) | 2017-12-28 | 2019-07-23 | Memory array with individually trimmable sense amplifiers |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/520,162 Active US10930332B2 (en) | 2017-12-28 | 2019-07-23 | Memory array with individually trimmable sense amplifiers |
Country Status (2)
Country | Link |
---|---|
US (2) | US10360962B1 (en) |
WO (1) | WO2019133328A1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10855383B2 (en) * | 2019-03-14 | 2020-12-01 | Anokiwave, Inc. | Calibration of active electronically steered antennas using trim bits and non-volatile memory |
CN113903381A (en) * | 2020-06-22 | 2022-01-07 | 华邦电子股份有限公司 | Resistive memory device and reliability improvement method thereof |
US20220101890A1 (en) * | 2020-09-28 | 2022-03-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory device, sense amplifier and method for mismatch compensation |
US11309039B2 (en) * | 2018-12-28 | 2022-04-19 | Micron Technology, Inc. | Apparatus for determining a pass voltage of a read operation |
US11356167B1 (en) | 2020-04-14 | 2022-06-07 | Anokiwave, Inc. | Selective calibration of signal processing integrated circuits in a phased array system |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10515697B1 (en) * | 2018-06-29 | 2019-12-24 | Intel Corporation | Apparatuses and methods to control operations performed on resistive memory cells |
Family Cites Families (410)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5635666B1 (en) | 1971-06-28 | 1981-08-19 | ||
JPS5635666A (en) | 1979-08-29 | 1981-04-08 | Toshiba Corp | Stator of rotary electric machine |
US4597487A (en) | 1983-07-28 | 1986-07-01 | Creative Technology, Inc. | Method and apparatus for selective scrap metal collections |
JPH06332664A (en) | 1993-03-23 | 1994-12-02 | Toshiba Corp | Display control system |
US5694936A (en) | 1994-09-17 | 1997-12-09 | Kabushiki Kaisha Toshiba | Ultrasonic apparatus for thermotherapy with variable frequency for suppressing cavitation |
US5597437A (en) | 1995-01-12 | 1997-01-28 | Procter & Gamble | Zero scrap absorbent core formation process |
US6005086A (en) | 1995-01-13 | 1999-12-21 | The Salk Institute For Biological Studies | Farnesoid activated receptor polypeptides, and nucleic acid encoding the same |
US5513144A (en) | 1995-02-13 | 1996-04-30 | Micron Technology, Inc. | On-chip memory redundancy circuitry for programmable non-volatile memories, and methods for programming same |
US5541868A (en) | 1995-02-21 | 1996-07-30 | The United States Of America As Represented By The Secretary Of The Navy | Annular GMR-based memory element |
US5654566A (en) | 1995-04-21 | 1997-08-05 | Johnson; Mark B. | Magnetic spin injected field effect transistor and method of operation |
US5629549A (en) | 1995-04-21 | 1997-05-13 | Johnson; Mark B. | Magnetic spin transistor device, logic gate & method of operation |
US6140838A (en) | 1995-04-21 | 2000-10-31 | Johnson; Mark B. | High density and high speed magneto-electronic logic family |
US5896252A (en) | 1995-08-11 | 1999-04-20 | Fujitsu Limited | Multilayer spin valve magneto-resistive effect magnetic head with free magnetic layer including two sublayers and magnetic disk drive including same |
JP3207094B2 (en) | 1995-08-21 | 2001-09-10 | 松下電器産業株式会社 | Magnetoresistance effect element and memory element |
US5695864A (en) | 1995-09-28 | 1997-12-09 | International Business Machines Corporation | Electronic device using magnetic components |
DE19701509C2 (en) | 1996-01-19 | 2003-08-21 | Fujitsu Ltd | magnetic sensors |
US5640343A (en) | 1996-03-18 | 1997-06-17 | International Business Machines Corporation | Magnetic memory array using magnetic tunnel junction devices in the memory cells |
JP3327375B2 (en) | 1996-04-26 | 2002-09-24 | 富士通株式会社 | Magnetoresistive transducer, method of manufacturing the same, and magnetic recording apparatus |
US5732016A (en) | 1996-07-02 | 1998-03-24 | Motorola | Memory cell structure in a magnetic random access memory and a method for fabricating thereof |
US5768069A (en) | 1996-11-27 | 1998-06-16 | International Business Machines Corporation | Self-biased dual spin valve sensor |
JPH10214201A (en) | 1997-01-29 | 1998-08-11 | Mitsubishi Electric Corp | Microcomputer |
JP3557078B2 (en) | 1997-06-27 | 2004-08-25 | 株式会社東芝 | Nonvolatile semiconductor memory device |
US5966323A (en) | 1997-12-18 | 1999-10-12 | Motorola, Inc. | Low switching field magnetoresistive tunneling junction for high density arrays |
US6064948A (en) | 1998-03-02 | 2000-05-16 | Tanisys Technology, Inc. | Tester systems |
US6154139A (en) | 1998-04-21 | 2000-11-28 | Versus Technology | Method and system for locating subjects within a tracking environment |
US6055179A (en) | 1998-05-19 | 2000-04-25 | Canon Kk | Memory device utilizing giant magnetoresistance effect |
US6130814A (en) | 1998-07-28 | 2000-10-10 | International Business Machines Corporation | Current-induced magnetic switching device and memory including the same |
US6172902B1 (en) | 1998-08-12 | 2001-01-09 | Ecole Polytechnique Federale De Lausanne (Epfl) | Non-volatile magnetic random access memory |
US6097579A (en) | 1998-08-21 | 2000-08-01 | International Business Machines Corporation | Tunnel junction head structure without current shunting |
US6233690B1 (en) | 1998-09-17 | 2001-05-15 | Intel Corporation | Mechanism for saving power on long latency stalls |
US6112295A (en) | 1998-09-24 | 2000-08-29 | Intel Corporation | High frequency pipeline decoupling queue with non-overlapping read and write signals within a single clock cycle |
US6016269A (en) | 1998-09-30 | 2000-01-18 | Motorola, Inc. | Quantum random address memory with magnetic readout and/or nano-memory elements |
US6442681B1 (en) | 1998-12-28 | 2002-08-27 | Bull Hn Information Systems Inc. | Pipelined central processor managing the execution of instructions with proximate successive branches in a cache-based data processing system while performing block mode transfer predictions |
JP3766565B2 (en) | 1999-05-31 | 2006-04-12 | Tdk株式会社 | Magnetoresistive film and magnetoresistive head |
JP3589346B2 (en) | 1999-06-17 | 2004-11-17 | 松下電器産業株式会社 | Magnetoresistance effect element and magnetoresistance effect storage element |
WO2001001396A1 (en) | 1999-06-29 | 2001-01-04 | Fujitsu Limited | Magnetoresistive head and device for information reproduction |
US6292389B1 (en) | 1999-07-19 | 2001-09-18 | Motorola, Inc. | Magnetic element with improved field response and fabricating method thereof |
US6134138A (en) | 1999-07-30 | 2000-10-17 | Honeywell Inc. | Method and apparatus for reading a magnetoresistive memory |
JP3793669B2 (en) | 1999-08-26 | 2006-07-05 | 株式会社日立グローバルストレージテクノロジーズ | Giant magnetoresistive head, thin film magnetic head, and magnetic recording / reproducing apparatus |
US6611405B1 (en) | 1999-09-16 | 2003-08-26 | Kabushiki Kaisha Toshiba | Magnetoresistive element and magnetic memory device |
KR100373473B1 (en) | 1999-09-24 | 2003-02-25 | 가부시끼가이샤 도시바 | Magnetoresistance device, magnetoresistance head, magnetoreproducing device, and magnetic stacked body |
US6839821B2 (en) | 1999-11-16 | 2005-01-04 | Lexar Media, Inc. | Method and apparatus for memory control circuit |
US6447935B1 (en) | 1999-11-23 | 2002-09-10 | Read-Rite Corporation | Method and system for reducing assymetry in a spin valve having a synthetic pinned layer |
US6233172B1 (en) | 1999-12-17 | 2001-05-15 | Motorola, Inc. | Magnetic element with dual magnetic states and fabrication method thereof |
US6570139B1 (en) | 2000-04-28 | 2003-05-27 | The Holmes Group, Inc. | Electronic control circuit |
TW504713B (en) | 2000-04-28 | 2002-10-01 | Motorola Inc | Magnetic element with insulating veils and fabricating method thereof |
US20050120217A1 (en) | 2000-06-05 | 2005-06-02 | Reallegal, Llc | Apparatus, System, and Method for Electronically Signing Electronic Transcripts |
US6522137B1 (en) | 2000-06-28 | 2003-02-18 | Schlumberger Technology Corporation | Two-dimensional magnetic resonance imaging in a borehole |
EP1299722A1 (en) | 2000-07-03 | 2003-04-09 | Merck & Co., Inc. | Methods for encoding combinatorial libraries |
US6493259B1 (en) | 2000-08-14 | 2002-12-10 | Micron Technology, Inc. | Pulse write techniques for magneto-resistive memories |
DE10050076C2 (en) | 2000-10-10 | 2003-09-18 | Infineon Technologies Ag | Method for producing a ferromagnetic structure and ferromagnetic component |
US6385082B1 (en) | 2000-11-08 | 2002-05-07 | International Business Machines Corp. | Thermally-assisted magnetic random access memory (MRAM) |
JP4726292B2 (en) | 2000-11-14 | 2011-07-20 | ルネサスエレクトロニクス株式会社 | Thin film magnetic memory device |
WO2002041309A1 (en) | 2000-11-15 | 2002-05-23 | Song Tae Sun | Optical pickup apparatus for read-write heads in high density optical storages |
FR2817999B1 (en) | 2000-12-07 | 2003-01-10 | Commissariat Energie Atomique | MAGNETIC DEVICE WITH POLARIZATION OF SPIN AND A STRIP (S) TRI-LAYER (S) AND MEMORY USING THE DEVICE |
FR2817998B1 (en) | 2000-12-07 | 2003-01-10 | Commissariat Energie Atomique | SPIN POLARIZATION MAGNETIC DEVICE WITH MAGNIFICATION ROTATION, MEMORY AND WRITING METHOD USING THE DEVICE |
US6713195B2 (en) | 2001-01-05 | 2004-03-30 | Nve Corporation | Magnetic devices using nanocomposite materials |
JP3576111B2 (en) | 2001-03-12 | 2004-10-13 | 株式会社東芝 | Magnetoresistance effect element |
JP2002279618A (en) | 2001-03-19 | 2002-09-27 | Hitachi Ltd | Magnetic recording medium |
US6744086B2 (en) | 2001-05-15 | 2004-06-01 | Nve Corporation | Current switched magnetoresistive memory cell |
US6566246B1 (en) | 2001-05-21 | 2003-05-20 | Novellus Systems, Inc. | Deposition of conformal copper seed layers by control of barrier layer morphology |
US6347049B1 (en) | 2001-07-25 | 2002-02-12 | International Business Machines Corporation | Low resistance magnetic tunnel junction device with bilayer or multilayer tunnel barrier |
US6902807B1 (en) | 2002-09-13 | 2005-06-07 | Flex Products, Inc. | Alignable diffractive pigment flakes |
US6772036B2 (en) | 2001-08-30 | 2004-08-03 | Fisher-Rosemount Systems, Inc. | Control system using process model |
US6777730B2 (en) | 2001-08-31 | 2004-08-17 | Nve Corporation | Antiparallel magnetoresistive memory cells |
JP3979486B2 (en) | 2001-09-12 | 2007-09-19 | 株式会社ルネサステクノロジ | Nonvolatile storage device and data storage method |
US6545906B1 (en) | 2001-10-16 | 2003-04-08 | Motorola, Inc. | Method of writing to scalable magnetoresistance random access memory element |
JP2003201148A (en) | 2001-10-31 | 2003-07-15 | Nippon Sheet Glass Co Ltd | Holder for chemical tempering of glass substrate for information recording medium |
US6545903B1 (en) | 2001-12-17 | 2003-04-08 | Texas Instruments Incorporated | Self-aligned resistive plugs for forming memory cell with phase change material |
US6750491B2 (en) | 2001-12-20 | 2004-06-15 | Hewlett-Packard Development Company, L.P. | Magnetic memory device having soft reference layer |
JP3583102B2 (en) | 2001-12-27 | 2004-10-27 | 株式会社東芝 | Magnetic switching element and magnetic memory |
US6773515B2 (en) | 2002-01-16 | 2004-08-10 | Headway Technologies, Inc. | FeTa nano-oxide layer as a capping layer for enhancement of giant magnetoresistance in bottom spin valve structures |
JP3769241B2 (en) | 2002-03-29 | 2006-04-19 | 株式会社東芝 | Magnetoresistive element and magnetic memory |
WO2003090290A1 (en) | 2002-04-22 | 2003-10-30 | Matsushita Electric Industrial Co., Ltd. | Magnetoresistance effect element, magnetic head comprising it, magnetic memory, and magnetic recorder |
US6879512B2 (en) | 2002-05-24 | 2005-04-12 | International Business Machines Corporation | Nonvolatile memory device utilizing spin-valve-type designs and current pulses |
US7005958B2 (en) | 2002-06-14 | 2006-02-28 | Honeywell International Inc. | Dual axis magnetic sensor |
US7095646B2 (en) | 2002-07-17 | 2006-08-22 | Freescale Semiconductor, Inc. | Multi-state magnetoresistance random access cell with improved memory storage density |
US6654278B1 (en) | 2002-07-31 | 2003-11-25 | Motorola, Inc. | Magnetoresistance random access memory |
US6714444B2 (en) | 2002-08-06 | 2004-03-30 | Grandis, Inc. | Magnetic element utilizing spin transfer and an MRAM device using the magnetic element |
US20040026369A1 (en) | 2002-08-12 | 2004-02-12 | Chentsau Ying | Method of etching magnetic materials |
US6888742B1 (en) | 2002-08-28 | 2005-05-03 | Grandis, Inc. | Off-axis pinned layer magnetic element utilizing spin transfer and an MRAM device using the magnetic element |
US6938142B2 (en) | 2002-08-28 | 2005-08-30 | Micron Technology, Inc. | Multi-bank memory accesses using posted writes |
US6785159B2 (en) | 2002-08-29 | 2004-08-31 | Micron Technology, Inc. | Combination etch stop and in situ resistor in a magnetoresistive memory and methods for fabricating same |
JP2004103104A (en) | 2002-09-09 | 2004-04-02 | Renesas Technology Corp | Thin film magnetic material storage device |
US6838740B2 (en) | 2002-09-27 | 2005-01-04 | Grandis, Inc. | Thermally stable magnetic elements utilizing spin transfer and an MRAM device using the magnetic element |
US6958927B1 (en) | 2002-10-09 | 2005-10-25 | Grandis Inc. | Magnetic element utilizing spin-transfer and half-metals and an MRAM device using the magnetic element |
US6956257B2 (en) | 2002-11-18 | 2005-10-18 | Carnegie Mellon University | Magnetic memory element and memory device including same |
JP4249992B2 (en) * | 2002-12-04 | 2009-04-08 | シャープ株式会社 | Semiconductor memory device and memory cell writing and erasing method |
US7190611B2 (en) | 2003-01-07 | 2007-03-13 | Grandis, Inc. | Spin-transfer multilayer stack containing magnetic layers with resettable magnetization |
US6829161B2 (en) | 2003-01-10 | 2004-12-07 | Grandis, Inc. | Magnetostatically coupled magnetic elements utilizing spin transfer and an MRAM device using the magnetic element |
US6906369B2 (en) | 2003-02-10 | 2005-06-14 | Massachusetts Institute Of Technology | Magnetic memory elements using 360° walls |
US6847547B2 (en) | 2003-02-28 | 2005-01-25 | Grandis, Inc. | Magnetostatically coupled magnetic elements utilizing spin transfer and an MRAM device using the magnetic element |
US20040173315A1 (en) | 2003-03-04 | 2004-09-09 | Charles Leung | Apparatus and method for reducing impurities in a semiconductor material |
US6677165B1 (en) | 2003-03-20 | 2004-01-13 | Micron Technology, Inc. | Magnetoresistive random access memory (MRAM) cell patterning |
US7033126B2 (en) | 2003-04-02 | 2006-04-25 | Asm International N.V. | Method and apparatus for loading a batch of wafers into a wafer boat |
JP4407828B2 (en) * | 2003-04-21 | 2010-02-03 | 日本電気株式会社 | Magnetic random access memory with improved data reading method |
JP3546238B1 (en) | 2003-04-23 | 2004-07-21 | 学校法人慶應義塾 | Magnetic ring unit and magnetic memory device |
CA2426606A1 (en) | 2003-04-25 | 2004-10-25 | Ibm Canada Limited - Ibm Canada Limitee | Using buffer to facilitate log catchup for online operations |
US6933155B2 (en) | 2003-05-21 | 2005-08-23 | Grandis, Inc. | Methods for providing a sub .15 micron magnetic memory structure |
US7006375B2 (en) | 2003-06-06 | 2006-02-28 | Seagate Technology Llc | Hybrid write mechanism for high speed and high density magnetic random access memory |
US7054119B2 (en) | 2003-06-18 | 2006-05-30 | Hewlett-Packard Development Company, L.P. | Coupled ferromagnetic systems having modified interfaces |
US7041598B2 (en) | 2003-06-25 | 2006-05-09 | Hewlett-Packard Development Company, L.P. | Directional ion etching process for patterning self-aligned via contacts |
KR100512180B1 (en) | 2003-07-10 | 2005-09-02 | 삼성전자주식회사 | Magnetic tunnel junction in magnetic random access memory device and method for forming the same |
JP4142993B2 (en) | 2003-07-23 | 2008-09-03 | 株式会社東芝 | Method for manufacturing magnetic memory device |
KR101116510B1 (en) | 2003-08-01 | 2012-02-28 | 에스지엘 카본 에스이 | Holder for supporting wafers during semiconductor manufacture |
JP2005056452A (en) | 2003-08-04 | 2005-03-03 | Hitachi Ltd | Memory and semiconductor device |
US6980469B2 (en) | 2003-08-19 | 2005-12-27 | New York University | High speed low power magnetic devices based on current induced spin-momentum transfer |
US7911832B2 (en) | 2003-08-19 | 2011-03-22 | New York University | High speed low power magnetic devices based on current induced spin-momentum transfer |
US7573737B2 (en) | 2003-08-19 | 2009-08-11 | New York University | High speed low power magnetic devices based on current induced spin-momentum transfer |
US8755222B2 (en) | 2003-08-19 | 2014-06-17 | New York University | Bipolar spin-transfer switching |
US7245462B2 (en) | 2003-08-21 | 2007-07-17 | Grandis, Inc. | Magnetoresistive element having reduced spin transfer induced noise |
US7598555B1 (en) | 2003-08-22 | 2009-10-06 | International Business Machines Corporation | MgO tunnel barriers and method of formation |
US6985385B2 (en) | 2003-08-26 | 2006-01-10 | Grandis, Inc. | Magnetic memory element utilizing spin transfer switching and storing multiple bits |
US6984529B2 (en) | 2003-09-10 | 2006-01-10 | Infineon Technologies Ag | Fabrication process for a magnetic tunnel junction device |
JP4192060B2 (en) | 2003-09-12 | 2008-12-03 | シャープ株式会社 | Nonvolatile semiconductor memory device |
US7161829B2 (en) | 2003-09-19 | 2007-01-09 | Grandis, Inc. | Current confined pass layer for magnetic elements utilizing spin-transfer and an MRAM device using such magnetic elements |
US7386765B2 (en) | 2003-09-29 | 2008-06-10 | Intel Corporation | Memory device having error checking and correction |
US7372722B2 (en) | 2003-09-29 | 2008-05-13 | Samsung Electronics Co., Ltd. | Methods of operating magnetic random access memory devices including heat-generating structures |
US6967363B1 (en) | 2003-10-01 | 2005-11-22 | Advanced Micro Devices, Inc. | Lateral diode with multiple spacers |
US20050128842A1 (en) | 2003-11-07 | 2005-06-16 | Alexander Wei | Annular magnetic nanostructures |
US7009877B1 (en) | 2003-11-14 | 2006-03-07 | Grandis, Inc. | Three-terminal magnetostatically coupled spin transfer-based MRAM cell |
JP2005150482A (en) | 2003-11-18 | 2005-06-09 | Sony Corp | Magnetoresistance effect element and magnetic memory device |
US7602000B2 (en) | 2003-11-19 | 2009-10-13 | International Business Machines Corporation | Spin-current switched magnetic memory element suitable for circuit integration and method of fabricating the memory element |
US6969895B2 (en) | 2003-12-10 | 2005-11-29 | Headway Technologies, Inc. | MRAM cell with flat topography and controlled bit line to free layer distance and method of manufacture |
US20050136600A1 (en) | 2003-12-22 | 2005-06-23 | Yiming Huai | Magnetic elements with ballistic magnetoresistance utilizing spin-transfer and an MRAM device using such magnetic elements |
US7619431B2 (en) | 2003-12-23 | 2009-11-17 | Nxp B.V. | High sensitivity magnetic built-in current sensor |
US6936479B2 (en) | 2004-01-15 | 2005-08-30 | Hewlett-Packard Development Company, L.P. | Method of making toroidal MRAM cells |
US7404017B2 (en) | 2004-01-16 | 2008-07-22 | International Business Machines Corporation | Method for managing data flow through a processing system |
US7283333B2 (en) | 2004-02-11 | 2007-10-16 | Hitachi Global Storage Technologies Netherlands B.V. | Self-pinned double tunnel junction head |
US7110287B2 (en) | 2004-02-13 | 2006-09-19 | Grandis, Inc. | Method and system for providing heat assisted switching of a magnetic element utilizing spin transfer |
US7203129B2 (en) | 2004-02-16 | 2007-04-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Segmented MRAM memory array |
US7242045B2 (en) | 2004-02-19 | 2007-07-10 | Grandis, Inc. | Spin transfer magnetic element having low saturation magnetization free layers |
US6967863B2 (en) | 2004-02-25 | 2005-11-22 | Grandis, Inc. | Perpendicular magnetization magnetic element utilizing spin transfer |
US6992359B2 (en) | 2004-02-26 | 2006-01-31 | Grandis, Inc. | Spin transfer magnetic element with free layers having high perpendicular anisotropy and in-plane equilibrium magnetization |
US7233039B2 (en) | 2004-04-21 | 2007-06-19 | Grandis, Inc. | Spin transfer magnetic elements with spin depolarization layers |
US7421535B2 (en) | 2004-05-10 | 2008-09-02 | International Business Machines Corporation | Method for demoting tracks from cache |
US7045368B2 (en) | 2004-05-19 | 2006-05-16 | Headway Technologies, Inc. | MRAM cell structure and method of fabrication |
JP4834853B2 (en) | 2004-06-10 | 2011-12-14 | シャープ株式会社 | THIN FILM TRANSISTOR CIRCUIT, THIN FILM TRANSISTOR CIRCUIT DESIGN METHOD, THIN FILM TRANSISTOR CIRCUIT DESIGN PROGRAM, DESIGN PROGRAM RECORDING MEDIUM, AND DISPLAY DEVICE |
US7449345B2 (en) | 2004-06-15 | 2008-11-11 | Headway Technologies, Inc. | Capping structure for enhancing dR/R of the MTJ device |
US7098494B2 (en) | 2004-06-16 | 2006-08-29 | Grandis, Inc. | Re-configurable logic elements using heat assisted magnetic tunneling elements |
KR100549012B1 (en) | 2004-06-24 | 2006-02-02 | 삼성전자주식회사 | semiconductor device having cylinder storage nodes of box type and fabrication method thereof |
US7576956B2 (en) | 2004-07-26 | 2009-08-18 | Grandis Inc. | Magnetic tunnel junction having diffusion stop layer |
US7369427B2 (en) | 2004-09-09 | 2008-05-06 | Grandis, Inc. | Magnetic elements with spin engineered insertion layers and MRAM devices using the magnetic elements |
US20060077734A1 (en) | 2004-09-30 | 2006-04-13 | Fong John Y | Direct mapped repair cache systems and methods |
US7149106B2 (en) | 2004-10-22 | 2006-12-12 | Freescale Semiconductor, Inc. | Spin-transfer based MRAM using angular-dependent selectivity |
JP4682585B2 (en) | 2004-11-01 | 2011-05-11 | ソニー株式会社 | Memory element and memory |
JP4575136B2 (en) | 2004-12-20 | 2010-11-04 | 株式会社東芝 | Magnetic recording element, magnetic recording apparatus, and information recording method |
US8041879B2 (en) | 2005-02-18 | 2011-10-18 | Sandisk Il Ltd | Flash memory backup system and method |
JP4693450B2 (en) | 2005-03-22 | 2011-06-01 | 株式会社東芝 | Magnetoresistive element and magnetic memory |
US7376006B2 (en) | 2005-05-13 | 2008-05-20 | International Business Machines Corporation | Enhanced programming performance in a nonvolatile memory device having a bipolar programmable storage element |
JP2006323739A (en) | 2005-05-20 | 2006-11-30 | Renesas Technology Corp | Memory module, memory system and information apparatus |
JP5014125B2 (en) | 2005-05-30 | 2012-08-29 | スパンション エルエルシー | Semiconductor device and program data redundancy method |
US7642612B2 (en) | 2005-06-17 | 2010-01-05 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20070019337A1 (en) | 2005-07-19 | 2007-01-25 | Dmytro Apalkov | Magnetic elements having improved switching characteristics and magnetic memory devices using the magnetic elements |
FR2888994B1 (en) | 2005-07-21 | 2007-10-12 | Commissariat Energie Atomique | RADIOFREQUENCY DEVICE WITH MAGNETIC ELEMENT AND METHOD FOR MANUFACTURING SUCH A MAGNETIC ELEMENT |
FR2892231B1 (en) | 2005-10-14 | 2008-06-27 | Commissariat Energie Atomique | MAGNETIC DEVICE WITH MAGNETORESISTIVE TUNNEL JUNCTION AND MAGNETIC MEMORY WITH RANDOM ACCESS |
US7861141B2 (en) | 2005-10-21 | 2010-12-28 | Mediatek Inc. | Method and device for error analysis of optical disc |
US20070096229A1 (en) | 2005-10-28 | 2007-05-03 | Masatoshi Yoshikawa | Magnetoresistive element and magnetic memory device |
US7187577B1 (en) | 2005-11-23 | 2007-03-06 | Grandis, Inc. | Method and system for providing current balanced writing for memory cells and magnetic devices |
US8243542B2 (en) * | 2005-11-30 | 2012-08-14 | Samsung Electronics Co., Ltd. | Resistance variable memory devices and read methods thereof |
JP4959717B2 (en) | 2005-12-31 | 2012-06-27 | 中国科学院物理研究所 | Magnetic memory cell, magnetic random access memory, and access storage method thereof |
JP2007184063A (en) | 2006-01-10 | 2007-07-19 | Renesas Technology Corp | Nonvolatile semiconductor storage device |
US8084835B2 (en) | 2006-10-20 | 2011-12-27 | Avalanche Technology, Inc. | Non-uniform switching based non-volatile magnetic based memory |
US8535952B2 (en) | 2006-02-25 | 2013-09-17 | Avalanche Technology, Inc. | Method for manufacturing non-volatile magnetic memory |
US7810017B2 (en) | 2006-03-20 | 2010-10-05 | Micron Technology, Inc. | Variable sector-count ECC |
US7324389B2 (en) | 2006-03-24 | 2008-01-29 | Sandisk Corporation | Non-volatile memory with redundancy data buffered in remote buffer circuits |
KR100764738B1 (en) | 2006-04-06 | 2007-10-09 | 삼성전자주식회사 | Phase change memory device with improved reliability, write method thereof, and system including the same |
KR100695437B1 (en) | 2006-04-13 | 2007-03-16 | 주식회사 하이닉스반도체 | Multi port memory device |
TWI320929B (en) | 2006-04-18 | 2010-02-21 | Ind Tech Res Inst | Structure and access method for magnetic memory cell structure and circuit of magnetic memory |
US7324387B1 (en) | 2006-04-18 | 2008-01-29 | Maxim Integrated Products, Inc. | Low power high density random access memory flash cells and arrays |
JP2007286427A (en) | 2006-04-18 | 2007-11-01 | Sony Corp | Method for generating mask pattern |
US8120949B2 (en) | 2006-04-27 | 2012-02-21 | Avalanche Technology, Inc. | Low-cost non-volatile flash-RAM memory |
US7400533B2 (en) | 2006-05-04 | 2008-07-15 | Micron Technology, Inc. | Mimicking program verify drain resistance in a memory device |
JP4129274B2 (en) | 2006-05-18 | 2008-08-06 | シャープ株式会社 | Semiconductor memory device |
US7502249B1 (en) | 2006-07-17 | 2009-03-10 | Grandis, Inc. | Method and system for using a pulsed field to assist spin transfer induced switching of magnetic memory elements |
JP4344372B2 (en) | 2006-08-22 | 2009-10-14 | シャープ株式会社 | Semiconductor memory device and driving method thereof |
US7502253B2 (en) | 2006-08-28 | 2009-03-10 | Everspin Technologies, Inc. | Spin-transfer based MRAM with reduced critical current density |
US20080079530A1 (en) | 2006-10-02 | 2008-04-03 | Weidman Timothy W | Integrated magnetic features |
WO2008115291A2 (en) | 2006-11-03 | 2008-09-25 | New York University | Electronic devices based on current induced magnetization dynamics in single magnetic layers |
US8116117B2 (en) * | 2006-11-29 | 2012-02-14 | Samsung Electronics Co., Ltd. | Method of driving multi-level variable resistive memory device and multi-level variable resistive memory device |
US7515485B2 (en) | 2006-12-18 | 2009-04-07 | Micron Technology, Inc. | External clock tracking pipelined latch scheme |
US7508042B2 (en) | 2006-12-22 | 2009-03-24 | Magic Technologies, Inc. | Spin transfer MRAM device with magnetic biasing |
FR2910716B1 (en) | 2006-12-26 | 2010-03-26 | Commissariat Energie Atomique | MULTILAYER MAGNETIC DEVICE, METHOD FOR PRODUCING THE SAME, MAGNETIC FIELD SENSOR, MAGNETIC MEMORY AND LOGIC HOLDER USING SUCH A DEVICE |
US7660161B2 (en) * | 2007-01-19 | 2010-02-09 | Silicon Storage Technology, Inc. | Integrated flash memory systems and methods for load compensation |
JP4936914B2 (en) | 2007-01-23 | 2012-05-23 | 株式会社東芝 | Semiconductor memory device |
US8542524B2 (en) | 2007-02-12 | 2013-09-24 | Avalanche Technology, Inc. | Magnetic random access memory (MRAM) manufacturing process for a small magnetic tunnel junction (MTJ) design with a low programming current requirement |
US7852662B2 (en) | 2007-04-24 | 2010-12-14 | Magic Technologies, Inc. | Spin-torque MRAM: spin-RAM, array |
JP4994112B2 (en) | 2007-05-22 | 2012-08-08 | ルネサスエレクトロニクス株式会社 | Semiconductor integrated circuit device and memory control method |
US7750421B2 (en) | 2007-07-23 | 2010-07-06 | Magic Technologies, Inc. | High performance MTJ element for STT-RAM and method for making the same |
US7633800B2 (en) | 2007-08-08 | 2009-12-15 | Atmel Corporation | Redundancy scheme in memory |
AU2008219354B2 (en) | 2007-09-19 | 2014-02-13 | Viavi Solutions Inc. | Anisotropic magnetic flakes |
US7696551B2 (en) | 2007-09-20 | 2010-04-13 | Magic Technologies, Inc. | Composite hard mask for the etching of nanometer size magnetic multilayer based device |
US7675792B2 (en) * | 2007-09-26 | 2010-03-09 | Intel Corporation | Generating reference currents compensated for process variation in non-volatile memories |
US8008095B2 (en) | 2007-10-03 | 2011-08-30 | International Business Machines Corporation | Methods for fabricating contacts to pillar structures in integrated circuits |
JP5236244B2 (en) | 2007-10-16 | 2013-07-17 | 株式会社日立製作所 | Method for manufacturing magnetic recording medium |
US9136463B2 (en) | 2007-11-20 | 2015-09-15 | Qualcomm Incorporated | Method of forming a magnetic tunnel junction structure |
US20090146231A1 (en) | 2007-12-05 | 2009-06-11 | Kuper Cynthia A | Magnetic memory device having a C-shaped structure and method of manufacturing the same |
JP5586473B2 (en) | 2007-12-13 | 2014-09-10 | クロッカス・テクノロジー・ソシエテ・アノニム | Magnetic memory device and method with thermal assisted writing procedure |
JP5115560B2 (en) | 2007-12-14 | 2013-01-09 | 富士通株式会社 | Thiopyran derivative, polymer, resist composition, and semiconductor device manufacturing method using the resist composition |
FR2925725B1 (en) | 2007-12-21 | 2011-03-25 | Commissariat Energie Atomique | METHOD FOR MODELING SPIN POLARIZED CURRENT WIRE MAGNETIC TUNNEL JUNCTION |
US8105948B2 (en) | 2008-02-14 | 2012-01-31 | Magic Technologies, Inc. | Use of CMP to contact a MTJ structure without forming a via |
US7723128B2 (en) | 2008-02-18 | 2010-05-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | In-situ formed capping layer in MTJ devices |
US8802451B2 (en) | 2008-02-29 | 2014-08-12 | Avalanche Technology Inc. | Method for manufacturing high density non-volatile magnetic memory |
KR101253412B1 (en) | 2008-05-29 | 2013-04-11 | 후지쯔 가부시끼가이샤 | Dithiane derivative, polymer, resist composition, and process for producing semiconductor using the resist composition |
JP5676842B2 (en) * | 2008-05-30 | 2015-02-25 | ピーエスフォー ルクスコ エスエイアールエルPS4 Luxco S.a.r.l. | Semiconductor device |
US9720616B2 (en) | 2008-06-18 | 2017-08-01 | Super Talent Technology, Corp. | Data-retention controller/driver for stand-alone or hosted card reader, solid-state-drive (SSD), or super-enhanced-endurance SSD (SEED) |
US8144509B2 (en) | 2008-06-27 | 2012-03-27 | Qualcomm Incorporated | Write operation for spin transfer torque magnetoresistive random access memory with reduced bit cell size |
US7881095B2 (en) | 2008-08-08 | 2011-02-01 | Seagate Technology Llc | Asymmetric write current compensation using gate overdrive for resistive sense memory cells |
US8295082B2 (en) | 2008-08-15 | 2012-10-23 | Qualcomm Incorporated | Gate level reconfigurable magnetic logic |
KR20100035445A (en) | 2008-09-26 | 2010-04-05 | 삼성전자주식회사 | Nonvolatile memory device and driving method of the same |
JP2010113765A (en) | 2008-11-06 | 2010-05-20 | Elpida Memory Inc | Semiconductor memory |
GB2465369B (en) | 2008-11-13 | 2011-01-12 | Ingenia Holdings | Magnetic data storage device and method |
US20100162065A1 (en) | 2008-12-19 | 2010-06-24 | Unity Semiconductor Corporation | Protecting integrity of data in multi-layered memory with data redundancy |
US8295073B2 (en) | 2009-01-30 | 2012-10-23 | Unity Semiconductor Corporation | Non-volatile dual port third dimensional memory |
KR101024188B1 (en) | 2009-02-02 | 2011-03-22 | 주식회사 하이닉스반도체 | Method of programming a non volatile memory device |
US7916515B2 (en) | 2009-03-10 | 2011-03-29 | Seagate Technology Llc | Non-volatile memory read/write verify |
JP5470602B2 (en) | 2009-04-01 | 2014-04-16 | ルネサスエレクトロニクス株式会社 | Magnetic storage |
US8223534B2 (en) | 2009-04-03 | 2012-07-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Raising programming currents of magnetic tunnel junctions using word line overdrive and high-k metal gate |
US8058925B2 (en) | 2009-04-24 | 2011-11-15 | The Boeing Company | Adaptive temporal filtering of single event effects |
US7936598B2 (en) | 2009-04-28 | 2011-05-03 | Seagate Technology | Magnetic stack having assist layer |
KR101623882B1 (en) | 2009-04-29 | 2016-05-25 | 삼성전자주식회사 | magnetic memory device |
US9853292B2 (en) | 2009-05-11 | 2017-12-26 | Nexeon Limited | Electrode composition for a secondary battery cell |
KR101047050B1 (en) | 2009-05-15 | 2011-07-06 | 주식회사 하이닉스반도체 | Phase change memory device |
US8590139B2 (en) | 2009-05-18 | 2013-11-26 | Imec | Patterning of and contacting magnetic layers |
FR2946183B1 (en) | 2009-05-27 | 2011-12-23 | Commissariat Energie Atomique | MAGNETIC DEVICE WITH POLARIZATION OF SPIN. |
US8334213B2 (en) | 2009-06-05 | 2012-12-18 | Magic Technologies, Inc. | Bottom electrode etching process in MRAM cell |
JP5547429B2 (en) | 2009-06-19 | 2014-07-16 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
US8415650B2 (en) | 2009-07-02 | 2013-04-09 | Actel Corporation | Front to back resistive random access memory cells |
JP5529648B2 (en) | 2009-08-04 | 2014-06-25 | キヤノンアネルバ株式会社 | Magnetic sensor laminate, film formation method thereof, film formation control program, and recording medium |
US10446209B2 (en) | 2009-08-10 | 2019-10-15 | Samsung Semiconductor Inc. | Method and system for providing magnetic tunneling junction elements having improved performance through capping layer induced perpendicular anisotropy and memories using such magnetic elements |
US8625339B2 (en) | 2011-04-11 | 2014-01-07 | Grandis, Inc. | Multi-cell per memory-bit circuit and method |
US8456926B2 (en) | 2010-11-18 | 2013-06-04 | Grandis, Inc. | Memory write error correction circuit |
JP2011054248A (en) * | 2009-09-02 | 2011-03-17 | Toshiba Corp | Reference current-generating circuit |
JP2011053957A (en) * | 2009-09-02 | 2011-03-17 | Toshiba Corp | Reference current generating circuit |
US20110061786A1 (en) | 2009-09-15 | 2011-03-17 | The Regents Of The University Of California | Process for making customized particles by stochastic excitation |
US8169821B1 (en) | 2009-10-20 | 2012-05-01 | Avalanche Technology, Inc. | Low-crystallization temperature MTJ for spin-transfer torque magnetic random access memory (SSTTMRAM) |
US8255742B2 (en) | 2009-11-18 | 2012-08-28 | Microsoft Corporation | Dynamically replicated memory |
US8362580B2 (en) | 2009-12-08 | 2013-01-29 | Qualcomm Incorporated | Spin-transfer switching magnetic element utilizing a composite free layer comprising a superparamagnetic layer |
US8230255B2 (en) | 2009-12-15 | 2012-07-24 | International Business Machines Corporation | Blocking write acces to memory modules of a solid state drive |
US8582353B2 (en) | 2009-12-30 | 2013-11-12 | Hynix Semiconductor Inc. | Nonvolatile memory device |
US9257483B2 (en) | 2010-01-13 | 2016-02-09 | Hitachi, Ltd. | Magnetic memory, method of manufacturing the same, and method of driving the same |
US8315081B2 (en) | 2010-03-22 | 2012-11-20 | Qualcomm Incorporated | Memory cell that includes multiple non-volatile memories |
US8432727B2 (en) | 2010-04-29 | 2013-04-30 | Qualcomm Incorporated | Invalid write prevention for STT-MRAM array |
US8201024B2 (en) | 2010-05-17 | 2012-06-12 | Microsoft Corporation | Managing memory faults |
US8959291B2 (en) | 2010-06-04 | 2015-02-17 | Lsi Corporation | Two-port memory capable of simultaneous read and write |
US9104581B2 (en) | 2010-06-24 | 2015-08-11 | International Business Machines Corporation | eDRAM refresh in a high performance cache architecture |
EP2405438B1 (en) | 2010-07-07 | 2016-04-20 | Crocus Technology S.A. | Method for writing in a MRAM-based memory device with reduced power consumption |
US8722543B2 (en) | 2010-07-30 | 2014-05-13 | Headway Technologies, Inc. | Composite hard mask with upper sacrificial dielectric layer for the patterning and etching of nanometer size MRAM devices |
IT1401504B1 (en) | 2010-08-02 | 2013-07-26 | Cattarini Mastelli | COMPOSITION INCLUDING GLUTATION AND REDUCTASE AND OXIDIZED GLUTATION |
US9070855B2 (en) | 2010-12-10 | 2015-06-30 | Avalanche Technology, Inc. | Magnetic random access memory having perpendicular enhancement layer |
US9396781B2 (en) | 2010-12-10 | 2016-07-19 | Avalanche Technology, Inc. | Magnetic random access memory having perpendicular composite reference layer |
US9082951B2 (en) | 2011-02-16 | 2015-07-14 | Avalanche Technology, Inc. | Magnetic random access memory with perpendicular enhancement layer |
KR101708807B1 (en) | 2010-09-30 | 2017-02-21 | 삼성전자 주식회사 | Image sensor |
US8793328B2 (en) | 2010-12-17 | 2014-07-29 | Facebook, Inc. | Distributed storage system |
JP2012133829A (en) | 2010-12-20 | 2012-07-12 | Sony Corp | Memory device, and write-in control method |
US8539303B2 (en) | 2010-12-20 | 2013-09-17 | Intel Corporation | Low overhead error correcting code protection for stored information |
JP5658556B2 (en) | 2010-12-24 | 2015-01-28 | 富士通株式会社 | Memory control device and memory control method |
EP2477227B1 (en) | 2011-01-13 | 2019-03-27 | Crocus Technology S.A. | Magnetic tunnel junction comprising a polarizing layer |
US9196332B2 (en) | 2011-02-16 | 2015-11-24 | Avalanche Technology, Inc. | Perpendicular magnetic tunnel junction (pMTJ) with in-plane magneto-static switching-enhancing layer |
JP5695453B2 (en) | 2011-03-07 | 2015-04-08 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method of semiconductor device |
WO2012132341A1 (en) | 2011-03-25 | 2012-10-04 | パナソニック株式会社 | Method for writing to variable-resistance type non-volatile element and storage device |
JP5742362B2 (en) | 2011-03-28 | 2015-07-01 | 富士通株式会社 | Evacuation processing device |
KR101312366B1 (en) | 2011-04-06 | 2013-09-26 | 에스케이하이닉스 주식회사 | Write Driver Circuit for Magnetic Random Access Memory Apparatus and Magnetic Random Access Memory Apparatus |
KR20120119322A (en) | 2011-04-21 | 2012-10-31 | 에스케이하이닉스 주식회사 | Semiconductor memory device |
US8592927B2 (en) | 2011-05-04 | 2013-11-26 | Magic Technologies, Inc. | Multilayers having reduced perpendicular demagnetizing field using moment dilution for spintronic applications |
US8508006B2 (en) | 2011-05-10 | 2013-08-13 | Magic Technologies, Inc. | Co/Ni multilayers with improved out-of-plane anisotropy for magnetic device applications |
KR101811315B1 (en) | 2011-05-24 | 2017-12-27 | 삼성전자주식회사 | Magnetic memory devices and methods of fabricating the same |
KR101868920B1 (en) * | 2011-06-09 | 2018-06-19 | 삼성전자주식회사 | Resistive memory device and therefor method of sensing margin trimming |
WO2012172608A1 (en) | 2011-06-16 | 2012-12-20 | Hitachi, Ltd. | Storage system and control method for a storage system |
JP2013012546A (en) | 2011-06-28 | 2013-01-17 | Toshiba Corp | Manufacturing method of nonvolatile storage device |
JP5740225B2 (en) | 2011-06-29 | 2015-06-24 | 株式会社東芝 | Method of manufacturing resistance change memory |
JP2013016587A (en) | 2011-07-01 | 2013-01-24 | Toshiba Corp | Magnetoresistive effect element and manufacturing method therefor |
US8559215B2 (en) | 2011-07-20 | 2013-10-15 | Avalanche Technology, Inc. | Perpendicular magnetic random access memory (MRAM) device with a stable reference cell |
JP5767925B2 (en) | 2011-09-21 | 2015-08-26 | 株式会社東芝 | Magnetic storage element and nonvolatile storage device |
US9245608B2 (en) | 2011-09-22 | 2016-01-26 | Qualcomm Incorporated | Thermally tolerant perpendicular magnetic anisotropy coupled elements for spin-transfer torque switching device |
US9317429B2 (en) | 2011-09-30 | 2016-04-19 | Intel Corporation | Apparatus and method for implementing a multi-level memory hierarchy over common memory channels |
US8617408B2 (en) | 2011-10-18 | 2013-12-31 | HGST Netherlands B.V. | Method for manufacturing a magnetic read sensor with narrow track width using amorphous carbon as a hard mask and localized CMP |
KR20130045495A (en) | 2011-10-26 | 2013-05-06 | 에스케이하이닉스 주식회사 | Nonvolatile memory device and reading method thereof |
DE112011105864T5 (en) | 2011-11-17 | 2014-08-07 | Intel Corporation | Method, device and system for memory validation |
US9488416B2 (en) | 2011-11-28 | 2016-11-08 | Mitsubishi Hitachi Power Systems, Ltd. | Multistage pressure condenser and steam turbine plant having the same |
KR101926603B1 (en) | 2011-12-08 | 2018-12-10 | 삼성전자 주식회사 | Semiconductor memory device and Burn-in test method thereof |
WO2013095381A1 (en) | 2011-12-20 | 2013-06-27 | Intel Corporation | Method and system for data de-duplication |
CN107275479B (en) | 2011-12-30 | 2020-10-16 | 英特尔公司 | Balancing energy barriers between states in a perpendicular magnetic tunnel junction |
US8871365B2 (en) | 2012-02-28 | 2014-10-28 | Headway Technologies, Inc. | High thermal stability reference structure with out-of-plane aniotropy to magnetic device applications |
CN103366790A (en) | 2012-03-30 | 2013-10-23 | 硅存储技术公司 | Trimmable reference generator used for sense amplifier |
US8574928B2 (en) | 2012-04-10 | 2013-11-05 | Avalanche Technology Inc. | MRAM fabrication method with sidewall cleaning |
US9190471B2 (en) | 2012-04-13 | 2015-11-17 | Globalfoundries U.S.2 Llc | Semiconductor structure having a source and a drain with reverse facets |
US20130270661A1 (en) | 2012-04-16 | 2013-10-17 | Ge Yi | Magnetoresistive random access memory cell design |
US8852760B2 (en) | 2012-04-17 | 2014-10-07 | Headway Technologies, Inc. | Free layer with high thermal stability for magnetic device applications by insertion of a boron dusting layer |
US20130307097A1 (en) | 2012-05-15 | 2013-11-21 | Ge Yi | Magnetoresistive random access memory cell design |
US8456883B1 (en) | 2012-05-29 | 2013-06-04 | Headway Technologies, Inc. | Method of spin torque MRAM process integration |
US8883520B2 (en) | 2012-06-22 | 2014-11-11 | Avalanche Technology, Inc. | Redeposition control in MRAM fabrication process |
US8687415B2 (en) | 2012-07-06 | 2014-04-01 | International Business Machines Corporation | Domain wall motion in perpendicularly magnetized wires having artificial antiferromagnetically coupled multilayers with engineered interfaces |
US9214624B2 (en) | 2012-07-27 | 2015-12-15 | Qualcomm Incorporated | Amorphous spacerlattice spacer for perpendicular MTJs |
JP2014032724A (en) | 2012-08-03 | 2014-02-20 | Sharp Corp | Semiconductor storage device |
US8747680B1 (en) | 2012-08-14 | 2014-06-10 | Everspin Technologies, Inc. | Method of manufacturing a magnetoresistive-based device |
US9231191B2 (en) | 2012-08-20 | 2016-01-05 | Industrial Technology Research Institute | Magnetic tunnel junction device and method of making same |
JP2014053056A (en) | 2012-09-06 | 2014-03-20 | Toshiba Corp | Semiconductor storage device |
US8860156B2 (en) | 2012-09-11 | 2014-10-14 | Headway Technologies, Inc. | Minimal thickness synthetic antiferromagnetic (SAF) structure with perpendicular magnetic anisotropy for STT-MRAM |
US8832530B2 (en) | 2012-09-26 | 2014-09-09 | Intel Corporation | Techniques associated with a read and write window budget for a two level memory system |
US9490054B2 (en) | 2012-10-11 | 2016-11-08 | Headway Technologies, Inc. | Seed layer for multilayer magnetic materials |
US9082888B2 (en) | 2012-10-17 | 2015-07-14 | New York University | Inverted orthogonal spin transfer layer stack |
US20140136870A1 (en) | 2012-11-14 | 2014-05-15 | Advanced Micro Devices, Inc. | Tracking memory bank utility and cost for intelligent shutdown decisions |
KR102025340B1 (en) | 2012-11-27 | 2019-09-25 | 삼성전자 주식회사 | Semiconductor memory device including non-volatile memory and Cache memory and Computer systam having the same |
US8966345B2 (en) | 2012-11-28 | 2015-02-24 | Intel Corporation | Selective error correction in memory to reduce power consumption |
US9036407B2 (en) | 2012-12-07 | 2015-05-19 | The Regents Of The University Of California | Voltage-controlled magnetic memory element with canted magnetization |
JP2014135470A (en) | 2012-12-10 | 2014-07-24 | Nitto Denko Corp | Light emitting device, light emitting device assembly, and substrate with electrode |
US9026888B2 (en) | 2012-12-21 | 2015-05-05 | Intel Corporation | Method, system and apparatus for providing access to error correction information |
US9070441B2 (en) | 2012-12-21 | 2015-06-30 | Sony Corporation | Non-volatile memory system with reset verification mechanism and method of operation thereof |
US9043674B2 (en) | 2012-12-26 | 2015-05-26 | Intel Corporation | Error detection and correction apparatus and method |
US8737137B1 (en) | 2013-01-22 | 2014-05-27 | Freescale Semiconductor, Inc. | Flash memory with bias voltage for word line/row driver |
US9076530B2 (en) | 2013-02-07 | 2015-07-07 | Seagate Technology Llc | Non-volatile write buffer data retention pending scheduled verification |
US20140252439A1 (en) | 2013-03-08 | 2014-09-11 | T3Memory, Inc. | Mram having spin hall effect writing and method of making the same |
US9165629B2 (en) * | 2013-03-12 | 2015-10-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method and apparatus for MRAM sense reference trimming |
US9104595B2 (en) | 2013-03-12 | 2015-08-11 | Intel Corporation | Selective remedial action based on category of detected error for a memory read |
US20140281284A1 (en) | 2013-03-13 | 2014-09-18 | Lsi Corporation | Multi-read port memory |
KR102053926B1 (en) | 2013-03-15 | 2019-12-09 | 에스케이하이닉스 주식회사 | Semiconductor device and method for manufacturing the same, and micro processor, processor, system, data storage system and memory system including the semiconductor device |
US9130155B2 (en) | 2013-03-15 | 2015-09-08 | Samsung Electronics Co., Ltd. | Magnetic junctions having insertion layers and magnetic memories using the magnetic junctions |
US8792269B1 (en) | 2013-03-15 | 2014-07-29 | Avalanche Technology, Inc. | Fast programming of magnetic random access memory (MRAM) |
JP6251885B2 (en) | 2013-04-26 | 2017-12-27 | パナソニックIpマネジメント株式会社 | Resistance variable nonvolatile memory device and writing method thereof |
US9865806B2 (en) | 2013-06-05 | 2018-01-09 | SK Hynix Inc. | Electronic device and method for fabricating the same |
US10490741B2 (en) | 2013-06-05 | 2019-11-26 | SK Hynix Inc. | Electronic device and method for fabricating the same |
US9140747B2 (en) * | 2013-07-22 | 2015-09-22 | Qualcomm Incorporated | Sense amplifier offset voltage reduction |
KR102153559B1 (en) | 2013-08-02 | 2020-09-08 | 삼성전자주식회사 | Magnetic memory devices having perpendicular magnetic tunnel junction |
CN105453049B (en) | 2013-09-24 | 2019-05-28 | 英特尔公司 | Use the mistake in error correction pointer disposal reservoir |
US9251881B2 (en) * | 2013-09-27 | 2016-02-02 | Qualcomm Incorporated | System and method to trim reference levels in a resistive memory |
US9298552B2 (en) | 2013-09-27 | 2016-03-29 | Intel Corporation | Using read values from previous decoding operations to calculate soft bit information in an error recovery operation |
KR20150040481A (en) | 2013-10-07 | 2015-04-15 | 에스케이하이닉스 주식회사 | Memory device, operation method of memory device and memory system |
US9189326B2 (en) | 2013-10-08 | 2015-11-17 | Advanced Micro Devices, Inc. | Detecting and correcting hard errors in a memory array |
JP5635666B2 (en) | 2013-10-24 | 2014-12-03 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
CN105122489B (en) | 2013-11-01 | 2017-10-13 | 中国科学院物理研究所 | A kind of nanoscale magnetic multilayers and its manufacture method for temperature sensor |
EP2873983B1 (en) | 2013-11-14 | 2016-11-02 | Accemic GmbH & Co. KG | Trace-data processing and profiling device |
US9229806B2 (en) | 2013-11-14 | 2016-01-05 | Sandisk Technologies Inc. | Block closure techniques for a data storage device |
GB2520942A (en) | 2013-12-03 | 2015-06-10 | Ibm | Data Processing system and method for data processing in a multiple processor system |
WO2015089304A1 (en) | 2013-12-13 | 2015-06-18 | E. I. Du Pont De Nemours And Company | System for forming an electroactive layer |
US9019754B1 (en) | 2013-12-17 | 2015-04-28 | Micron Technology, Inc. | State determination in resistance variable memory |
US9379314B2 (en) | 2013-12-17 | 2016-06-28 | Qualcomm Incorporated | Hybrid synthetic antiferromagnetic layer for perpendicular magnetic tunnel junction (MTJ) |
US9406368B2 (en) | 2014-01-21 | 2016-08-02 | International Business Machines Corporation | Dynamic temperature adjustments in spin transfer torque magnetoresistive random-access memory (STT-MRAM) |
US9418721B2 (en) | 2014-01-21 | 2016-08-16 | International Business Machines Corporation | Determining and storing bit error rate relationships in spin transfer torque magnetoresistive random-access memory (STT-MRAM) |
US9299412B2 (en) | 2014-02-26 | 2016-03-29 | Intel Corporation | Write operations in spin transfer torque memory |
US9389954B2 (en) | 2014-02-26 | 2016-07-12 | Freescale Semiconductor, Inc. | Memory redundancy to replace addresses with multiple errors |
US9324457B2 (en) | 2014-03-12 | 2016-04-26 | Kabushiki Kaisha Toshiba | Nonvolatile memory |
JP6030085B2 (en) | 2014-03-20 | 2016-11-24 | 株式会社東芝 | Cache memory and processor system |
US9342403B2 (en) | 2014-03-28 | 2016-05-17 | Intel Corporation | Method and apparatus for managing a spin transfer torque memory |
CN105283919B (en) | 2014-03-31 | 2020-08-28 | 瑞萨电子株式会社 | Semiconductor device with a plurality of semiconductor chips |
US20150279904A1 (en) | 2014-04-01 | 2015-10-01 | Spin Transfer Technologies, Inc. | Magnetic tunnel junction for mram device |
US9496489B2 (en) | 2014-05-21 | 2016-11-15 | Avalanche Technology, Inc. | Magnetic random access memory with multilayered seed structure |
US9142271B1 (en) | 2014-06-24 | 2015-09-22 | Intel Corporation | Reference architecture in a cross-point memory |
US9396065B2 (en) | 2014-06-25 | 2016-07-19 | Intel Corporation | Extensible memory hub |
US9520192B2 (en) | 2014-06-30 | 2016-12-13 | Intel Corporation | Resistive memory write operation with merged reset |
KR102179270B1 (en) | 2014-07-23 | 2020-11-18 | 삼성전자주식회사 | Nonvolatile memory device and operating method thereof |
US9263667B1 (en) | 2014-07-25 | 2016-02-16 | Spin Transfer Technologies, Inc. | Method for manufacturing MTJ memory device |
US10043967B2 (en) | 2014-08-07 | 2018-08-07 | Qualcomm Incorporated | Self-compensation of stray field of perpendicular magnetic elements |
US9553102B2 (en) | 2014-08-19 | 2017-01-24 | Applied Materials, Inc. | Tungsten separation |
US9396991B2 (en) | 2014-08-25 | 2016-07-19 | Globalfoundries Inc. | Multilayered contact structure having nickel, copper, and nickel-iron layers |
US9337412B2 (en) | 2014-09-22 | 2016-05-10 | Spin Transfer Technologies, Inc. | Magnetic tunnel junction structure for MRAM device |
US9600183B2 (en) | 2014-09-22 | 2017-03-21 | Intel Corporation | Apparatus, system and method for determining comparison information based on memory data |
US9652321B2 (en) | 2014-09-23 | 2017-05-16 | Intel Corporation | Recovery algorithm in non-volatile memory |
US9697140B2 (en) | 2014-09-23 | 2017-07-04 | Intel Corporation | Encryption integrity check with CRC encryption in memory using a word count- and address-derived nonce |
US9520128B2 (en) | 2014-09-23 | 2016-12-13 | Intel Corporation | Frame skipping with extrapolation and outputs on demand neural network for automatic speech recognition |
KR102238527B1 (en) | 2014-09-29 | 2021-04-09 | 삼성전자주식회사 | Magnetic memory device having a perpendicular magnetic tunnel junction pattern and Method for fabricating the same |
US10026609B2 (en) | 2014-10-23 | 2018-07-17 | Board Of Regents, The University Of Texas System | Nanoshape patterning techniques that allow high-speed and low-cost fabrication of nanoshape structures |
US9341939B1 (en) | 2014-10-30 | 2016-05-17 | Seagate Technology Llc | Transmission balancing for phase shift mask with a trim mask |
US9401336B2 (en) | 2014-11-04 | 2016-07-26 | International Business Machines Corporation | Dual layer stack for contact formation |
US9548116B2 (en) | 2014-11-26 | 2017-01-17 | Nxp Usa, Inc. | Resistive memory with program verify and erase verify capability |
US9634237B2 (en) | 2014-12-23 | 2017-04-25 | Qualcomm Incorporated | Ultrathin perpendicular pinned layer structure for magnetic tunneling junction devices |
US9361992B1 (en) | 2014-12-30 | 2016-06-07 | Globalfoundries Singapore Pte. Ltd. | Low voltage semiconductor memory device and method of operation |
KR102204389B1 (en) | 2015-01-06 | 2021-01-18 | 삼성전자주식회사 | Resistive Memory Device and Operating Method thereof |
CN112768511A (en) | 2015-02-06 | 2021-05-07 | 株式会社半导体能源研究所 | Semiconductor device and method for manufacturing the same |
US10008662B2 (en) | 2015-03-12 | 2018-06-26 | Taiwan Semiconductor Manufacturing Co., Ltd. | Perpendicular magnetic tunneling junction (MTJ) for improved magnetoresistive random-access memory (MRAM) process |
US20160283385A1 (en) | 2015-03-27 | 2016-09-29 | James A. Boyd | Fail-safe write back caching mode device driver for non volatile storage device |
KR20160120990A (en) | 2015-04-09 | 2016-10-19 | 에스케이하이닉스 주식회사 | Semiconductor memory device and operating method thereof |
DE112016001714A5 (en) | 2015-04-13 | 2018-02-15 | Kornmeyer Carbon-Group Gmbh | PECVD BOAT |
US10468590B2 (en) | 2015-04-21 | 2019-11-05 | Spin Memory, Inc. | High annealing temperature perpendicular magnetic anisotropy structure for magnetic random access memory |
US10115446B1 (en) | 2015-04-21 | 2018-10-30 | Spin Transfer Technologies, Inc. | Spin transfer torque MRAM device with error buffer |
US9728712B2 (en) | 2015-04-21 | 2017-08-08 | Spin Transfer Technologies, Inc. | Spin transfer torque structure for MRAM devices having a spin current injection capping layer |
US9583167B2 (en) | 2015-04-29 | 2017-02-28 | Globalfoundries Singapore Pte. Ltd. | Low power memory cell with high sensing margin |
KR102374049B1 (en) | 2015-06-02 | 2022-03-14 | 삼성전자주식회사 | Methods of forming patterns using photoresist |
KR20160148347A (en) | 2015-06-16 | 2016-12-26 | 에스케이하이닉스 주식회사 | Self repair device and method |
US9853206B2 (en) | 2015-06-16 | 2017-12-26 | Spin Transfer Technologies, Inc. | Precessional spin current structure for MRAM |
US9773974B2 (en) | 2015-07-30 | 2017-09-26 | Spin Transfer Technologies, Inc. | Polishing stop layer(s) for processing arrays of semiconductor elements |
US10163479B2 (en) | 2015-08-14 | 2018-12-25 | Spin Transfer Technologies, Inc. | Method and apparatus for bipolar memory write-verify |
US20170123991A1 (en) | 2015-10-28 | 2017-05-04 | Sandisk Technologies Inc. | System and method for utilization of a data buffer in a storage device |
US9502640B1 (en) | 2015-11-03 | 2016-11-22 | International Business Machines Corporation | Structure and method to reduce shorting in STT-MRAM device |
GB2542214B (en) | 2015-11-11 | 2019-08-28 | Imagination Tech Ltd | Hardware monitor to verify memory units |
US9449720B1 (en) | 2015-11-17 | 2016-09-20 | Macronix International Co., Ltd. | Dynamic redundancy repair |
KR102384908B1 (en) | 2015-11-25 | 2022-04-08 | 삼성전자주식회사 | Copositions for cleaning magnetic patterns, methods of forming magnetic patterns and methods of manufacturing magnetic memory devices |
US9747965B2 (en) | 2015-12-28 | 2017-08-29 | Headway Technologies, Inc. | Adaptive reference scheme for magnetic memory applications |
KR102653125B1 (en) | 2016-01-13 | 2024-04-01 | 삼성전자주식회사 | Compositions for an underlayer of photoresist and methods of forming patterns using the same |
US9741926B1 (en) | 2016-01-28 | 2017-08-22 | Spin Transfer Technologies, Inc. | Memory cell having magnetic tunnel junction and thermal stability enhancement layer |
JP6122170B1 (en) | 2016-03-16 | 2017-04-26 | 株式会社東芝 | Nonvolatile RAM and system including nonvolatile RAM |
KR20180007187A (en) | 2016-07-12 | 2018-01-22 | 에스케이하이닉스 주식회사 | Electronic device and operating method for electronic device |
US20180033957A1 (en) | 2016-07-26 | 2018-02-01 | Shanghai CiYu Information Technologies Co., LTD | Method to make magnetic ramdom accesss memroy array with small footprint |
US10192602B2 (en) | 2016-09-27 | 2019-01-29 | Spin Transfer Technologies, Inc. | Smart cache design to prevent overflow for a memory device with a dynamic redundancy register |
US10446210B2 (en) | 2016-09-27 | 2019-10-15 | Spin Memory, Inc. | Memory instruction pipeline with a pre-read stage for a write operation for reducing power consumption in a memory device that uses dynamic redundancy registers |
US10628316B2 (en) | 2016-09-27 | 2020-04-21 | Spin Memory, Inc. | Memory device with a plurality of memory banks where each memory bank is associated with a corresponding memory instruction pipeline and a dynamic redundancy register |
US10192601B2 (en) | 2016-09-27 | 2019-01-29 | Spin Transfer Technologies, Inc. | Memory instruction pipeline with an additional write stage in a memory device that uses dynamic redundancy registers |
US10460781B2 (en) | 2016-09-27 | 2019-10-29 | Spin Memory, Inc. | Memory device with a dual Y-multiplexer structure for performing two simultaneous operations on the same row of a memory bank |
US10360964B2 (en) | 2016-09-27 | 2019-07-23 | Spin Memory, Inc. | Method of writing contents in memory during a power up sequence using a dynamic redundancy register in a memory device |
US10366774B2 (en) | 2016-09-27 | 2019-07-30 | Spin Memory, Inc. | Device with dynamic redundancy registers |
US10437491B2 (en) | 2016-09-27 | 2019-10-08 | Spin Memory, Inc. | Method of processing incomplete memory operations in a memory device during a power up sequence and a power down sequence using a dynamic redundancy register |
US10437723B2 (en) | 2016-09-27 | 2019-10-08 | Spin Memory, Inc. | Method of flushing the contents of a dynamic redundancy register to a secure storage area during a power down in a memory device |
US10038137B2 (en) | 2016-09-30 | 2018-07-31 | Taiwan Semiconductor Manufacturing Co., Ltd. | MRAM device and method for fabricating the same |
KR102636463B1 (en) | 2016-10-05 | 2024-02-14 | 삼성전자주식회사 | Semiconductor memory device |
US10629416B2 (en) | 2017-01-23 | 2020-04-21 | Infineon Technologies Ag | Wafer chuck and processing arrangement |
US10096477B2 (en) | 2017-02-15 | 2018-10-09 | International Business Machines Corporation | Method to improve adhesion of photoresist on silicon substrate for extreme ultraviolet and electron beam lithography |
US10665777B2 (en) | 2017-02-28 | 2020-05-26 | Spin Memory, Inc. | Precessional spin current structure with non-magnetic insertion layer for MRAM |
US10672976B2 (en) | 2017-02-28 | 2020-06-02 | Spin Memory, Inc. | Precessional spin current structure with high in-plane magnetization for MRAM |
US10522749B2 (en) | 2017-05-15 | 2019-12-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Combined physical and chemical etch to reduce magnetic tunnel junction (MTJ) sidewall damage |
US10043851B1 (en) | 2017-08-03 | 2018-08-07 | Headway Technologies, Inc. | Etch selectivity by introducing oxidants to noble gas during physical magnetic tunnel junction (MTJ) etching |
-
2017
- 2017-12-28 US US15/857,296 patent/US10360962B1/en active Active
-
2018
- 2018-12-17 WO PCT/US2018/066041 patent/WO2019133328A1/en active Application Filing
-
2019
- 2019-07-23 US US16/520,162 patent/US10930332B2/en active Active
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11309039B2 (en) * | 2018-12-28 | 2022-04-19 | Micron Technology, Inc. | Apparatus for determining a pass voltage of a read operation |
US10855383B2 (en) * | 2019-03-14 | 2020-12-01 | Anokiwave, Inc. | Calibration of active electronically steered antennas using trim bits and non-volatile memory |
US11356167B1 (en) | 2020-04-14 | 2022-06-07 | Anokiwave, Inc. | Selective calibration of signal processing integrated circuits in a phased array system |
CN113903381A (en) * | 2020-06-22 | 2022-01-07 | 华邦电子股份有限公司 | Resistive memory device and reliability improvement method thereof |
US20220101890A1 (en) * | 2020-09-28 | 2022-03-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory device, sense amplifier and method for mismatch compensation |
US11574657B2 (en) * | 2020-09-28 | 2023-02-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory device, sense amplifier and method for mismatch compensation |
Also Published As
Publication number | Publication date |
---|---|
US10360962B1 (en) | 2019-07-23 |
US20190348097A1 (en) | 2019-11-14 |
WO2019133328A1 (en) | 2019-07-04 |
US10930332B2 (en) | 2021-02-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10930332B2 (en) | Memory array with individually trimmable sense amplifiers | |
US9847116B2 (en) | Circuit and method for controlling MRAM cell bias voltages | |
US6462979B2 (en) | Integrated memory having memory cells with magnetoresistive storage effect | |
US9218865B2 (en) | Self-referenced sense amplifier for spin torque MRAM | |
CN110827879B (en) | Redundant magnetic tunnel junctions in magnetoresistive memory | |
US6791890B2 (en) | Semiconductor memory device reading data based on memory cell passing current during access | |
US7577020B2 (en) | System and method for reading multiple magnetic tunnel junctions with a single select transistor | |
US20140032890A1 (en) | Storage device comprising variable resistance memory and related method of operation | |
JP4660529B2 (en) | Read method for double junction magnetic memory device and write method for double junction magnetic memory device | |
US6865106B2 (en) | Bridge-type magnetic random access memory (MRAM) latch | |
CN108257633B (en) | MRAM chip and reading method of memory cell thereof | |
US10593375B2 (en) | Semiconductor memory device with correcting resistances in series with memory array signal lines | |
US7280388B2 (en) | MRAM with a write driver and method therefor | |
US20070247939A1 (en) | Mram array with reference cell row and methof of operation | |
US10679686B2 (en) | Apparatus including magnetoresistive memory device | |
US6903989B2 (en) | Data sensing circuits and methods for magnetic memory devices | |
US8547734B1 (en) | Method of reading from and writing to magnetic random access memory (MRAM) | |
CN111128265B (en) | Magnetic tunnel junction reading circuit, device and method for reading magnetic tunnel junction | |
US20080080232A1 (en) | Active write current adjustment for magneto-resistive random access memory | |
JP2007026477A (en) | Nonvolatile memory | |
US10446213B1 (en) | Bitline control in differential magnetic memory | |
WO2013169593A2 (en) | Self referencing sense amplifier for spin torque mram | |
KR101630042B1 (en) | Magnetoresistive random access memory using negative resistance | |
CN112542189A (en) | Magnetic memory, program control method and read method thereof, and magnetic storage device | |
KR20030046869A (en) | Magnetoresistive ram |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SPIN TRANSFER TECHNOLOGIES, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KARMAKAR, SUSMITA;BERGER, NEAL;EL BARAJI, MOURAD;AND OTHERS;SIGNING DATES FROM 20171221 TO 20171222;REEL/FRAME:044502/0284 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: SPIN MEMORY, INC., CALIFORNIA Free format text: CHANGE OF NAME;ASSIGNOR:SPIN TRANSFER TECHNOLOGIES, INC.;REEL/FRAME:049421/0501 Effective date: 20181108 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO SMALL (ORIGINAL EVENT CODE: SMAL); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: ENTITY STATUS SET TO SMALL (ORIGINAL EVENT CODE: SMAL); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
AS | Assignment |
Owner name: SPIN (ASSIGNMENT FOR THE BENEFIT OF CREDITORS), LLC, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SPIN MEMORY, INC.;REEL/FRAME:056927/0038 Effective date: 20210625 |
|
AS | Assignment |
Owner name: INTEGRATED SILICON SOLUTION, (CAYMAN) INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SPIN (ASSIGNMENT FOR BENEFIT OF CREDITORS), LLC;REEL/FRAME:057473/0319 Effective date: 20210821 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |