US20190198639A1 - Semiconductor device and method of fabricating the same - Google Patents
Semiconductor device and method of fabricating the same Download PDFInfo
- Publication number
- US20190198639A1 US20190198639A1 US16/037,922 US201816037922A US2019198639A1 US 20190198639 A1 US20190198639 A1 US 20190198639A1 US 201816037922 A US201816037922 A US 201816037922A US 2019198639 A1 US2019198639 A1 US 2019198639A1
- Authority
- US
- United States
- Prior art keywords
- active pattern
- pattern
- spacer
- gate
- gate electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 130
- 238000004519 manufacturing process Methods 0.000 title description 7
- 125000006850 spacer group Chemical group 0.000 claims abstract description 232
- 239000000463 material Substances 0.000 claims abstract description 63
- 239000000758 substrate Substances 0.000 claims abstract description 55
- 230000000149 penetrating effect Effects 0.000 claims abstract description 7
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims description 57
- 239000012535 impurity Substances 0.000 claims description 51
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 49
- 229910052710 silicon Inorganic materials 0.000 claims description 49
- 239000010703 silicon Substances 0.000 claims description 49
- 238000009413 insulation Methods 0.000 claims description 48
- 229910052732 germanium Inorganic materials 0.000 claims description 37
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 37
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 claims description 30
- 239000011810 insulating material Substances 0.000 claims description 9
- 150000004767 nitrides Chemical class 0.000 claims description 4
- 239000010410 layer Substances 0.000 description 161
- 238000000034 method Methods 0.000 description 22
- 150000001875 compounds Chemical class 0.000 description 14
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 12
- 229910052814 silicon oxide Inorganic materials 0.000 description 11
- 239000003989 dielectric material Substances 0.000 description 9
- 239000011229 interlayer Substances 0.000 description 9
- 229910052581 Si3N4 Inorganic materials 0.000 description 7
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 7
- 238000005530 etching Methods 0.000 description 6
- 229910052782 aluminium Inorganic materials 0.000 description 4
- 229910052799 carbon Inorganic materials 0.000 description 3
- 239000011521 glass Substances 0.000 description 3
- 229910052698 phosphorus Inorganic materials 0.000 description 3
- 239000002356 single layer Substances 0.000 description 3
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 2
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 2
- 229910052787 antimony Inorganic materials 0.000 description 2
- 229910052785 arsenic Inorganic materials 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 229910052733 gallium Inorganic materials 0.000 description 2
- 229910052738 indium Inorganic materials 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 229920003209 poly(hydridosilsesquioxane) Polymers 0.000 description 2
- 239000005368 silicate glass Substances 0.000 description 2
- ITWBWJFEJCHKSN-UHFFFAOYSA-N 1,4,7-triazonane Chemical compound C1CNCCNCCN1 ITWBWJFEJCHKSN-UHFFFAOYSA-N 0.000 description 1
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- KRHYYFGTRYWZRS-UHFFFAOYSA-M Fluoride anion Chemical compound [F-] KRHYYFGTRYWZRS-UHFFFAOYSA-M 0.000 description 1
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- 229910004200 TaSiN Inorganic materials 0.000 description 1
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 1
- 229910010038 TiAl Inorganic materials 0.000 description 1
- 229910010041 TiAlC Inorganic materials 0.000 description 1
- 229910010037 TiAlN Inorganic materials 0.000 description 1
- 229910034327 TiC Inorganic materials 0.000 description 1
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 1
- HMDDXIMCDZRSNE-UHFFFAOYSA-N [C].[Si] Chemical compound [C].[Si] HMDDXIMCDZRSNE-UHFFFAOYSA-N 0.000 description 1
- XWCMFHPRATWWFO-UHFFFAOYSA-N [O-2].[Ta+5].[Sc+3].[O-2].[O-2].[O-2] Chemical compound [O-2].[Ta+5].[Sc+3].[O-2].[O-2].[O-2] XWCMFHPRATWWFO-UHFFFAOYSA-N 0.000 description 1
- ILCYGSITMBHYNK-UHFFFAOYSA-N [Si]=O.[Hf] Chemical compound [Si]=O.[Hf] ILCYGSITMBHYNK-UHFFFAOYSA-N 0.000 description 1
- 239000004964 aerogel Substances 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- MIQVEZFSDIJTMW-UHFFFAOYSA-N aluminum hafnium(4+) oxygen(2-) Chemical compound [O-2].[Al+3].[Hf+4] MIQVEZFSDIJTMW-UHFFFAOYSA-N 0.000 description 1
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- VKJLWXGJGDEGSO-UHFFFAOYSA-N barium(2+);oxygen(2-);titanium(4+) Chemical compound [O-2].[O-2].[O-2].[Ti+4].[Ba+2] VKJLWXGJGDEGSO-UHFFFAOYSA-N 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 229910003460 diamond Inorganic materials 0.000 description 1
- 239000010432 diamond Substances 0.000 description 1
- VTGARNNDLOTBET-UHFFFAOYSA-N gallium antimonide Chemical compound [Sb]#[Ga] VTGARNNDLOTBET-UHFFFAOYSA-N 0.000 description 1
- 238000010574 gas phase reaction Methods 0.000 description 1
- 229910021480 group 4 element Inorganic materials 0.000 description 1
- 229910021478 group 5 element Inorganic materials 0.000 description 1
- 229910000449 hafnium oxide Inorganic materials 0.000 description 1
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 1
- WPYVAWXEWQSOGY-UHFFFAOYSA-N indium antimonide Chemical compound [Sb]#[In] WPYVAWXEWQSOGY-UHFFFAOYSA-N 0.000 description 1
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 239000012774 insulation material Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- JQJCSZOEVBFDKO-UHFFFAOYSA-N lead zinc Chemical compound [Zn].[Pb] JQJCSZOEVBFDKO-UHFFFAOYSA-N 0.000 description 1
- 229910052748 manganese Inorganic materials 0.000 description 1
- QLOAVXSYZAJECW-UHFFFAOYSA-N methane;molecular fluorine Chemical compound C.FF QLOAVXSYZAJECW-UHFFFAOYSA-N 0.000 description 1
- 125000000962 organic group Chemical group 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- KJXBRHIPHIVJCS-UHFFFAOYSA-N oxo(oxoalumanyloxy)lanthanum Chemical compound O=[Al]O[La]=O KJXBRHIPHIVJCS-UHFFFAOYSA-N 0.000 description 1
- SIWVEOZUMHYXCS-UHFFFAOYSA-N oxo(oxoyttriooxy)yttrium Chemical compound O=[Y]O[Y]=O SIWVEOZUMHYXCS-UHFFFAOYSA-N 0.000 description 1
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 1
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 238000001020 plasma etching Methods 0.000 description 1
- 229920000052 poly(p-xylylene) Polymers 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- VEALVRVVWBQVSL-UHFFFAOYSA-N strontium titanate Chemical compound [Sr+2].[O-][Ti]([O-])=O VEALVRVVWBQVSL-UHFFFAOYSA-N 0.000 description 1
- CZXRMHUWVGPWRM-UHFFFAOYSA-N strontium;barium(2+);oxygen(2-);titanium(4+) Chemical compound [O-2].[O-2].[O-2].[O-2].[Ti+4].[Sr+2].[Ba+2] CZXRMHUWVGPWRM-UHFFFAOYSA-N 0.000 description 1
- 229910003468 tantalcarbide Inorganic materials 0.000 description 1
- 229910001936 tantalum oxide Inorganic materials 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
- 229910052726 zirconium Inorganic materials 0.000 description 1
- 229910001928 zirconium oxide Inorganic materials 0.000 description 1
- GFQYVLUOOAAOGM-UHFFFAOYSA-N zirconium(iv) silicate Chemical compound [Zr+4].[O-][Si]([O-])([O-])[O-] GFQYVLUOOAAOGM-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
- H01L29/42392—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor fully surrounding the channel, e.g. gate-all-around
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66234—Bipolar junction transistors [BJT]
- H01L29/66325—Bipolar junction transistors [BJT] controlled by field-effect, e.g. insulated gate bipolar transistors [IGBT]
- H01L29/66333—Vertical insulated gate bipolar transistors
- H01L29/66348—Vertical insulated gate bipolar transistors with a recessed gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66439—Unipolar field-effect transistors with a one- or zero-dimensional channel, e.g. quantum wire FET, in-plane gate transistor [IPG], single electron transistor [SET], striped channel transistor, Coulomb blockade transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/6656—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using multiple spacer layers, e.g. multiple sidewall spacers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66636—Lateral single gate silicon transistors with source or drain recessed by etching or first recessed by etching and then refilled
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7831—Field effect transistors with field effect produced by an insulated gate with multiple gate structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7848—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being located in the source/drain region, e.g. SiGe source and drain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
Definitions
- Example embodiments of the present disclosure relate to a semiconductor device and a method of fabricating the same, and more specifically, to a semiconductor device having a gate all around structure and a method of fabricating the same.
- a multi-gate transistor including a silicon body of a fin- or nanowire-shape on a substrate and a gate on the silicon body has been proposed.
- a multi-gate transistor can utilize a three-dimensional channel, it can be scaled. Further, current control capability of the multi-gate transistor can be improved without increasing a gate length thereof.
- Short channel effects (SCE) in which the electrical potential of the channel region is affected by the drain voltage, can be effectively reduced and/or suppressed in the multi-gate transistor.
- a semiconductor device may include a substrate, a gate electrode on the substrate, a gate spacer on a sidewall of the gate electrode, an active pattern penetrating the gate electrode and the gate spacer, and an epitaxial pattern contacting the active pattern and the gate spacer.
- the gate electrode may extend in a first direction.
- the gate spacer may include a semiconductor material layer.
- the active pattern may extend in a second direction crossing the first direction.
- a semiconductor device may include a substrate, a first active pattern on the substrate, a gate electrode surrounding the first active pattern, an inner spacer on a sidewall of the gate electrode, and an epitaxial pattern contacting the first active pattern and the inner spacer.
- the inner spacer may be between the first active pattern and the substrate and include a semiconductor material.
- a semiconductor device may include a substrate including a first region and a second region, a first gate electrode on the first region, a first gate spacer on a sidewall of the first gate electrode, a first active pattern penetrating the first gate electrode, a first epitaxial pattern on a sidewall of the first gate spacer, a second gate electrode on the second region, a second active pattern penetrating the second gate electrode, and a second epitaxial pattern on a side of the second gate electrode.
- the first gate electrode may extend in a first direction.
- the first gate spacer may include a first semiconductor material.
- the first active pattern may extend in a second direction crossing the first direction.
- the second gate electrode extend in a third direction.
- the second active pattern may extend in a fourth direction crossing the third direction.
- a method of manufacturing a semiconductor device may include forming a fin structure including at least one sacrificial pattern and at least one active pattern which are alternately stacked on a substrate, selectively recess a sidewall of the at least one sacrificial pattern, forming an inner spacer layer along a sidewall of the at least one active pattern and the recessed sidewall of the at least one sacrificial pattern, forming an inner spacer on the recessed sidewall of the at least one sacrificial pattern by removing a portion of the inner spacer layer on the sidewall of the at least one active pattern, and forming an epitaxial pattern contacting the inner spacer and the at least one active pattern.
- FIG. 1 is a perspective view of a semiconductor device according to example embodiments.
- FIG. 2 is a cross-sectional view taken along line A-A′ of FIG. 1 .
- FIGS. 3A and 3B are enlarged views of portion R 1 of FIG. 2 .
- FIG. 4 is a cross-sectional view taken along line B-B′ of FIG. 1 .
- FIG. 5 is a cross-sectional view of a semiconductor device according to example embodiments.
- FIG. 6 is a cross-sectional view of a semiconductor device according to example embodiments.
- FIG. 7 is an enlarged view of portion R 2 of FIG. 6 .
- FIG. 8 is a cross-sectional view of a semiconductor device according to example embodiments.
- FIG. 9 is a perspective view of a semiconductor device according to example embodiments.
- FIG. 10 is a cross-sectional view taken along lines C-C′ and D-D′ of FIG. 9 .
- FIG. 11 is a perspective view of a semiconductor device according to example embodiments.
- FIG. 12 is a cross-sectional view taken along lines E-E′ and F-F′ of FIG. 11 .
- FIG. 13 is a perspective view of a semiconductor device according to example embodiments.
- FIGS. 14 and 15 are cross-sectional views taken along lines G-G′ and H-H′ of FIG. 13 .
- FIGS. 16 to 29 are views illustrating stages in a method of manufacturing an image sensor according to example embodiments.
- a semiconductor device according to example embodiments will described with reference to FIGS. 1 to 15 .
- a device isolation layer such as a shallow trench isolation (STI) is omitted in the drawings.
- FIG. 1 is a perspective view of a semiconductor device according to example embodiments.
- FIG. 2 is a cross-sectional view taken along line A-A′ of FIG. 1 .
- FIGS. 3A and 3B are enlarged views of portion R 1 of FIG. 2 .
- FIG. 4 is cross-sectional view taken along line B-B′ of FIG. 1 .
- An interlayer insulation layer 160 is not illustrated in FIG. 1 , for brevity.
- a semiconductor device includes a substrate 100 , a field insulation layer 105 , a first active pattern 110 , a second active pattern 120 , a first gate structure 150 , first gate spacers 130 , first epitaxial patterns 140 , and the interlayer insulation layer 160 .
- first, second, third, etc. are used merely to differentiate one direction, region, portion, or element from another.
- the substrate 100 may include a bulk silicon substrate or a silicon on insulator (SOI) substrate.
- the substrate 100 may include, e.g., at least one of silicon germanium, silicon germanium on insulator (SGOI), indium antimonide, lead-tellurium compound, indium arsenic, indium phosphide, gallium arsenic, or gallium antimonide.
- the substrate 100 may include an epitaxial layer on a base substrate.
- the substrate 100 includes silicon, for convenience of description.
- the substrate 100 includes a first fin protrusion 100 P.
- the first fin protrusion 100 P may protrude from an upper surface of the substrate 100 and extend lengthwise in a first direction X 1 .
- Spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper” “higher,” and the like, are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures.
- the first fin protrusion 100 P may be formed by etching a portion of the substrate 100 , or may be an epitaxial layer grown from the substrate 100 .
- the first fin protrusion 100 P may include silicon or germanium.
- the first fin protrusion 100 P may include a compound semiconductor, e.g., a group IV-IV compound semiconductor or a group III-V compound semiconductor.
- the group IV-IV compound semiconductor may include a binary compound or a ternary compound, each of which includes at least two of carbon (C), silicon (Si), germanium (Ge), or tin (Sn), or a compound which a group IV element is doped therein.
- the group III-V compound semiconductor may include a binary compound, a ternary compound, or a quaternary compound, each of which is formed by combination of a group III element, e.g., at least one of aluminum (Al), gallium (Ga), or indium (In), and a group V element, e.g., at least one of phosphorus (P), arsenic (As), or antimony (Sb).
- a group III element e.g., at least one of aluminum (Al), gallium (Ga), or indium (In
- a group V element e.g., at least one of phosphorus (P), arsenic (As), or antimony (Sb).
- the field insulation layer 105 may be formed on the substrate 100 .
- the field insulation layer 105 may surround at least a portion of a sidewall of the first fin protrusion 100 P. As used herein, the term “surround” does not require completely or entirely surrounding.
- the first fin protrusion 100 P may be defined by the field insulation layer 105 .
- sidewalls of the first active pattern 110 and the second active pattern 120 may be partially or entirely surrounded by the field insulation layer 105 .
- inventive concepts are not limited thereto.
- the field insulation layer 105 may include, e.g., a silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, or combinations thereof.
- the first active pattern 110 may be formed on the substrate 100 .
- the first active pattern 110 may be spaced apart from the substrate 100 .
- the first active pattern 110 may extend in the first direction X 1 .
- the first active pattern 110 may be formed on the first fin protrusion 100 P and be spaced apart from the first fin protrusion 100 P.
- the first active pattern 110 may vertically overlap the first fin protrusion 100 P.
- the first active pattern 110 may overlap the first fin protrusion 100 P in a third direction Z 1 .
- the first active pattern 110 may not be formed on the field insulation layer 105 , but may be formed on the first fin protrusion 100 P.
- the second active pattern 120 may be formed on the first active pattern 110 .
- the second active pattern 120 may be spaced apart from the first active pattern 110 .
- the second active pattern 120 may extend in the first direction X 1 .
- the second active pattern 120 may vertically overlap the first active pattern 110 .
- the second active pattern 120 may overlap the first active pattern 110 in the third direction Z 1 .
- the first active pattern 110 and the second active pattern 120 may include silicon or germanium.
- the first active pattern 110 and the second active pattern 120 may include a compound semiconductor, e.g., a group IV-IV compound semiconductor or a group III-V compound semiconductor.
- the first active pattern 110 and the second active pattern 120 may include the same material as or a different material from the first fin protrusion 100 P.
- Each of the first active pattern 110 and the second active pattern 120 may be used as a channel region of a transistor.
- semiconductor devices including two active patterns are illustrated in the drawings, the inventive concepts are not limited thereto.
- semiconductor devices may include one or more than three active patterns.
- the first gate structure 150 includes a first gate insulation layer 152 and a first gate electrode 154 .
- the first gate electrode 154 may be formed on the substrate 100 .
- the first gate electrode 154 may intersect the first active pattern 110 and the second active pattern 120 .
- the first gate electrode 154 may extend lengthwise in a second direction Y 1 .
- the first gate electrode 154 may surround the first active pattern 110 and the second active pattern 120 .
- the first active pattern 110 and the second active pattern 120 may penetrate or extend through the first gate electrode 154 in the first direction X 1 .
- the first gate electrode 154 may entirely surround or otherwise extend along a perimeter of the first active pattern 110 and a perimeter of the second active pattern 120 .
- the first gate electrode 154 may be disposed between the first active pattern 110 and the substrate 100 .
- the first gate electrode 154 may include a conductive material.
- the first gate electrode 154 may be formed of a single layer or multiple layers.
- the first gate electrode 154 may include a work function control conductive layer and a filling conductive layer which fills a space formed by the work function control conductive layer.
- the first gate electrode 154 may include, e.g., TiN, WN, TaN, Ru, TiC, TaC, Ti, Ag, Al, TiAl, TiAlN, TiAlC, TaCN, TaSiN, Mn, Zr, W, Al, or combinations thereof.
- the first gate electrode 154 may include silicon or silicon germanium.
- the first gate electrode 154 may be formed by a gate replacement process, but the inventive concepts are not limited thereto.
- the first gate spacers 130 may be formed on opposite sidewalls of the first gate electrode 154 and extend in the second direction Y 1 .
- the first gate spacers 130 may define a first trench TR 1 crossing the first active pattern 110 and the second active pattern 120 .
- the first gate spacers 130 may be formed on opposite end portions of the first and second active patterns 110 and 120 .
- the first gate spacers 130 may contact the opposite end portions of the first and second active patterns 110 and 120 .
- the term “contact” may mean that there are no intervening elements (e.g., layers or substrates) present between the contacting elements.
- an element when referred to as being “on” or “adjacent” another element, it may contact the other element, or intervening elements may also be present.
- the first active pattern 110 and/or the second active pattern 120 may penetrate or extend through the first gate spacers 130 .
- Each of the first gate spacers 130 includes a first outer spacer 132 and a first inner spacer 134 .
- the first inner spacer 134 may be formed on a sidewall of a portion of the first gate electrode 154 that surrounds the first active pattern 110 and the second active pattern 120 .
- the first outer spacer 132 may be formed on the first inner spacer 134 .
- the first outer spacer 132 may be disposed on the second active pattern 120 .
- the first inner spacer 134 may be disposed between the first fin protrusion 100 P and the first active pattern 110 .
- the first inner spacer 134 may also be disposed between the first active pattern 110 and the second active pattern 120 .
- the first inner spacer 134 and the first outer spacer 132 may be disposed on the second active pattern 120 , in accordance with a multi-layered stack structure for forming the first and second active patterns 110 and 120 .
- a width of the first outer spacer 132 may be equal to a width of the first inner spacer 134 .
- the width of the first outer spacer 132 and the width of the first inner spacer 134 refer to a first width W 11 of the first outer spacer 132 and a second width W 12 of the first inner spacer 134 , respectively, in the first direction X 1 .
- the first width W 11 of the first outer spacer 132 may be less or greater than the second width W 12 of the first inner spacer 134 .
- the first gate spacers 130 may include a material similar to the first active pattern 110 and the second active pattern 120 .
- the first gate spacers 130 may include a semiconductor material layer.
- the semiconductor material layer may include a semiconductor material.
- the semiconductor material may not include an insulating material, such as oxide or nitride. That is, the first gate spacers 130 may be free of oxides, nitrides, and/or other insulating materials.
- the first inner spacer 134 of each of the first gate spacers 130 may include a semiconductor material layer.
- the first inner spacer 134 may include silicon (Si) or silicon germanium (SiGe). In this case, a silicon concentration in the first inner spacer 134 may be greater than that in each of the first active pattern 110 and the second active pattern 120 , for example.
- the first inner spacer 134 when the first active pattern 110 and the second active pattern 120 include germanium (Ge) or silicon germanium (SiGe), the first inner spacer 134 may include germanium (Ge) or silicon germanium (SiGe). In this case, a germanium concentration in the first inner spacer 134 may be greater than that in each of the first active pattern 110 and the second active pattern 120 , for example.
- the first outer spacer 132 may be the same material as or a different material from the first inner spacer 134 .
- the first outer spacer 132 may include an insulating material layer.
- the first outer spacer 132 may include silicon nitride, silicon oxynitride, silicon oxide, silcon oxycarbonitride, or combinations thereof.
- the first gate insulation layer 152 may be disposed between the first active pattern 110 and the first gate electrode 154 and between the second active pattern 120 and the first gate electrode 154 . Thus, the first gate insulation layer 152 may be formed along surfaces of the first active pattern 110 and the second active pattern 120 . The first gate insulation layer 152 may surround the first active pattern 110 and the second active pattern 120 . Additionally, the first gate insulation layer 152 may be formed on an upper surface of the field insulation layer 105 and on an upper surface of the first fin protrusion 100 P.
- the first gate insulation layer 152 may extend along inner sidewalls of the first gate spacers 130 .
- the first gate insulation layer 152 may extend along sidewalls and a lower surface of the first trench TR 1 .
- the first gate insulation layer 152 may include a high-k dielectric material having a dielectric constant greater than that of silicon oxide, silicon nitride, or silicon oxynitride.
- the first gate insulation layer 152 may include, e.g., hafnium oxide, hafnium silicon oxide, hafnium aluminum oxide, lanthanum oxide, lanthanum aluminum oxide, zirconium oxide, zirconium silicon oxide, tantalum oxide, titanium oxide, barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, or lead zinc niobate, or combinations thereof, but is not limited thereto.
- an interfacial layer may be formed between the first gate insulation layer 152 and the first active pattern 110 and between the first gate insulation layer 152 and the first fin protrusion 100 P.
- the interfacial layer may be formed along a profile or periphery of the first gate insulation layer 152 .
- the inventive concepts are not limited thereto.
- the first epitaxial patterns 140 may be formed on opposite sides of the first gate electrode 154 .
- the first epitaxial patterns 140 may contact the first active pattern 110 , the second active pattern 120 , and the first gate spacers 130 .
- the first epitaxial patterns 140 may be formed on sidewalls of the first active pattern 110 , sidewalls of the second active pattern 120 , and outer sidewalls of the respective first gate spacers 130 .
- Each of the first epitaxial patterns 140 may include an epitaxial layer formed on the first fin protrusion 100 P.
- the first epitaxial patterns 140 may be elevated source/drain regions having upper surfaces protruding above the upper surface of the substrate 100 .
- the inventive concepts are not limited thereto.
- the first epitaxial patterns 140 may be impurity regions formed in the substrate 100 .
- each of the first epitaxial patterns 140 may include multiple layers.
- each of the first epitaxial patterns 140 includes a first epitaxial layer 142 and a second epitaxial layer 144 that are sequentially formed on the substrate 100 .
- the first epitaxial layer 142 may be formed on the first fin protrusion 100 P, the first active pattern 110 , the second active pattern 120 , and the first inner spacer 134 .
- the first epitaxial layer 142 may be formed from the first fin protrusion 100 P, the first active pattern 110 , the second active pattern 120 , and the first inner spacer 134 , by an epitaxial growth process.
- the first epitaxial layer 142 may extend along the upper surface of the first fin protrusion 100 P, the sidewall of the first active pattern 110 , the sidewall of the second active pattern 120 , and an outer sidewall of the first inner spacer 134 .
- the first epitaxial layer 142 may act as a seed to grow each of the first epitaxial patterns 140 . However, in some embodiments, the first epitaxial layer 142 may be omitted.
- the second epitaxial layer 144 may be formed on the first epitaxial layer 142 .
- the second epitaxial layer 144 may be formed to fill a trench formed on the substrate 100 .
- the second epitaxial layer 144 may have a cross section of diamond shape, pentagonal shape, or hexagonal shape. However, the inventive concepts are not limited thereto.
- the second epitaxial layer 144 may have cross sections of various shapes.
- the first epitaxial patterns 140 may include a p-type impurity or an impurity for preventing diffusion of the p-type impurity.
- the first epitaxial patterns 140 may include B, C, In, Ga, Al, or combinations thereof.
- the first epitaxial patterns 140 may include a compressive stress material, that is, a material that is configured to induce a compressive stress or strain.
- a compressive stress material that is, a material that is configured to induce a compressive stress or strain.
- the first epitaxial patterns 140 may include a material having a lattice constant greater than that of silicon.
- the first epitaxial patterns 140 may include silicon germanium (SiGe).
- the compressive stress material may apply a compressive stress to the first and second active patterns 110 and 120 , such that a carrier mobility in the channel region (e.g., the first and second active patterns 110 and 120 ) of the transistor may be increased.
- the first epitaxial patterns 140 may include an n-type impurity or an impurity for preventing diffusion of the n-type impurity.
- the first epitaxial patterns 140 may include P, Sb, As, or combinations thereof.
- the first epitaxial patterns 140 may include a tensile stress material, that is, a material that is configured to induce a tensile stress or strain.
- the first epitaxial patterns 140 may include a material having a lattice constant smaller than that of silicon.
- the first epitaxial patterns 140 may include silicon carbon (SiC).
- the tensile stress material may apply a tensile stress to the first and second active patterns 110 and 120 , such that a carrier mobility in the channel region (e.g., the first and second active patterns 110 and 120 ) of the transistor may be increased.
- the first epitaxial patterns 140 may not include the tensile stress material.
- the first epitaxial layer 142 and the second epitaxial layer 144 may include a first semiconductor material at various concentrations.
- the semiconductor device is a PMOS transistor
- the first epitaxial layer 142 may include the first semiconductor material, that is a compressive stress material, at a first concentration.
- the first and second active patterns 110 and 120 include silicon (Si)
- the first semiconductor material may be, e.g., germanium (Ge).
- the second epitaxial layer 144 may include the first semiconductor material at a second concentration different from the first concentration.
- a germanium concentration in the second epitaxial layer 144 may be greater than that in the first epitaxial layer 142 .
- the first concentration may range from 10% to 30%, and the second concentration may range from 40% to 65%.
- the compressive stress imparted on the channel region (e.g., the first and second active patterns 110 and 120 ) of the transistor may be increased.
- the second epitaxial layer 144 including the first semiconductor material at the second concentration greater than the first concentration may serve to increase the carrier mobility.
- the first concentration may be equal to the second concentration.
- a portion of each of the first epitaxial patterns 140 that is adjacent to the first active pattern 110 , the second active pattern 120 , and the first gate spacers 130 may include a first semiconductor material at a high concentration.
- a germanium concentration of the first epitaxial layer 142 may be more than 30%.
- the interlayer insulation layer 160 may be formed on the substrate 100 .
- the interlayer insulation layer 160 may surround the outer sidewalls of the first gate spacers 130 defining the first trench TR 1 .
- the interlayer insulation layer 160 may include, e.g., silicon oxide, silicon nitride, silicon oxynitride, and/or a low-k dielectric material.
- the term “and/or” includes any and all combinations of one or more of the associated listed items.
- the low-k dielectric material may include, e.g., Flowable Oxide (FOX), Torene SilaZene (TOSZ), Undoped Silica Glass (USG), Borosilica Glass (BSG), PhosphoSilica Glass (PSG), BoroPhosphoSilica Glass (BPSG), Plasma Enhanced Tetra Ethyl Ortho Silicate (PETEOS), Fluoride Silicate Glass (FSG), Carbon Doped silicon Oxide (CDO), Xerogel, Aerogel, Amorphous Fluorinated Carbon, Organo Silicate Glass (OSG), Parylene, bis-benzocyclobutenes (BCB), SiLK, polyimide, porous polymeric material, or combinations thereof, but is not limited thereto.
- FOX Flowable Oxide
- TOSZ Torene SilaZene
- USG Borosilica Glass
- PSG PhosphoSilica Glass
- BPSG BoroPhosphoSilica Glass
- PETEOS Plasma Enhanced Tetra E
- the first gate spacers 130 may include an impurity.
- the first inner spacer 134 of each of the first gate spacers 130 may include a p-type impurity or an n-type impurity. That is, the first inner spacer 134 may be p-type or n-type.
- the first gate spacers 130 may include an impurity of the same type as or a different type from (e.g., the same conductivity type as or a different conductivity type than) the first epitaxial patterns 140 .
- the first epitaxial patterns 140 may include a first impurity
- the first gate spacers 130 may include a second impurity of the same conductive type as the first impurity.
- each of the first epitaxial patterns 140 and the first inner spacer 134 may include a p-type impurity.
- the first inner spacer 134 may improve the performance of the semiconductor device.
- the first inner spacer 134 may include the second impurity at a higher concentration than that of the first impurity, such that the performance of the semiconductor device may be improved.
- the concentration of the second impurity may be substantially equal to or lower than that of the first impurity.
- the first epitaxial patterns 140 may include a first impurity, and the first gate spacers 130 may include a second impurity of a different type from the first impurity.
- the first epitaxial patterns 140 may include a p-type impurity, and the first inner spacer 134 may include an n-type impurity.
- the first inner spacer 134 may effectively suppress a short channel effect (SCE).
- SCE short channel effect
- the first epitaxial patterns 140 include the first impurity at a high concentration
- the first impurity may be diffused into the channel region (e.g., the first active pattern 110 and the second active pattern 120 ), such that the SCE may intensify.
- the second impurity having the different conductive type from the first impurity may be diffused into the first active pattern 110 and the second active pattern 120 adjacent thereto, the SCE may be effectively suppressed.
- defects in the source/drain region may be reduced or prevented from occurring.
- a stacking fault in the source/drain region may be reduced or prevented from occurring.
- the source/drain region may be formed from the active pattern and the gate spacer by an epitaxial growth process.
- the source/drain region may include stacking faults therein due to the difference in lattice constants between the active pattern and the gate spacer. This may make it difficult to improve the performance of the semiconductor device. Thus, the performance of the semiconductor device may be reduced or lowered.
- the first gate spacers 130 including the semiconductor material layer similar to the first and second active patterns 110 and 120 may be used, such that stacking faults in the source/drain regions (e.g., the first epitaxial patterns 140 ) may be reduced or prevented from being formed. Additionally, the source/drain regions (e.g., the first epitaxial patterns 140 ) may be prevented from being damaged or the likelihood of damage may be reduced.
- active layers see, e.g., 2002 of FIG. 16
- sacrificial layers see, e.g., 2001 of FIG. 16
- the sacrificial layers including germanium (Ge) may have etch selectivity with respect to the active layers (see, e.g., 2002 of FIG. 16 ) including silicon (Si).
- the first epitaxial patterns 140 may also include germanium (Ge).
- the first epitaxial patterns 140 may be damaged. Accordingly, the performance and reliability of the semiconductor device may be reduced or lowered.
- the first gate spacers 130 including the semiconductor material layer similar to the first and second active patterns 110 and 120 may be used to reduce or prevent the damage to the source/drain regions (e.g., the first epitaxial patterns 140 ).
- the first gate spacers 130 may include the semiconductor material layer similar to the first and second active patterns 110 and 120 such that the first epitaxial patterns 140 are protected from being damaged in the removal process of the sacrificial layers (see, e.g., 2001 of FIG. 16 ) due to the etch selectivity of the first gate spacers 130 .
- FIG. 5 is a cross-sectional view illustrating a semiconductor device according to example embodiments.
- the same numerals are used to denote the same elements as shown in FIGS. 1 to 4 .
- the first inner spacer 134 may be formed of multiple sections.
- the first inner spacer 134 includes a first sub spacer 134 a and a second sub spacer 134 b.
- the first sub spacer 134 a may be formed along a profile of a surface of the first gate insulation layer 152 .
- the second sub spacer 134 b may be formed on a sidewall of the first sub spacer 134 a.
- the first sub spacer 134 a and the second sub spacer 134 b may include a semiconductor material at different concentrations.
- the first sub spacer 134 a and the second sub spacer 134 b may include silicon (Si) or silicon germanium (SiGe).
- a silicon concentration in the first sub spacer 134 a may be higher than that in the second sub spacer 134 b .
- the first epitaxial patterns 140 may be protected from being damaged due to the etch selectivity of the first sub spacer 134 a.
- the first sub spacer 134 a and the second sub spacer 134 b may include silicon germanium (SiGe) or germanium (Ge).
- a germanium concentration in the first sub spacer 134 a may be higher than that in the second sub spacer 134 b .
- the first epitaxial patterns 140 may be protected from being damaged due to the etch selectivity of the first sub spacer 134 a.
- the first sub spacer 134 a may include an insulating material
- the second sub spacer 134 b may include a semiconductor material layer similar to the first active pattern 110 and the second active pattern 120 .
- the first sub spacer 134 a may include a low-k dielectric material, silicon nitride, silicon oxynitride, silicon oxide, silicon oxycarbonitride, or combinations thereof.
- the low-k dielectric material of the first sub spacer 134 a may be a material having a dielectric constant smaller than that of silicon oxide.
- the first sub spacer 134 a may serve to reduce a parasitic capacitance between the first gate electrode 154 and the first epitaxial patterns 140 .
- the second sub spacer 134 b may include silicon (Si) or silicon germanium (SiGe).
- the first active pattern 110 and the second active pattern 120 include silicon germanium (SiGe) or germanium (Ge)
- the second sub spacer 134 b may include silicon germanium (SiGe) or germanium (Ge).
- the second sub spacer 134 b may serve to reduce or prevent stacking faults in the first epitaxial patterns 140 from being formed.
- FIG. 6 is a cross-sectional view of a semiconductor device according to example embodiments.
- FIG. 7 is an enlarged view of portion R 2 of FIG. 6 .
- the same numerals are used to denote the same elements as shown in FIGS. 1 to 4 .
- At least one sidewall of the first inner spacer 134 may have a curved surface.
- a first sidewall 134 S 1 of the first inner spacer 134 adjacent to the first gate electrode 154 may have a convex curved shape toward the first gate electrode 154 .
- the first gate insulation layer 152 may extend along a profile of the first sidewall 134 S 1 of the first inner spacer 134 .
- a surface of a portion of the first gate insulation layer 152 adjacent to the first inner spacer 134 may be concavely curved toward the first inner spacer 134 .
- a sidewall of the first gate electrode 154 adjacent to the first inner spacer 134 may be concavely curved. That is, the first sidewall 134 S 1 of the first inner spacer 134 may conformally extend along the sidewall of the gate electrode structure 152 , 154 .
- a second sidewall 134 S 2 of the first inner spacer 134 adjacent to each of the first epitaxial patterns 140 may be flat or planar, but is not limited thereto.
- the second sidewall 134 S 2 of the first inner spacer 134 may have a profile similar to the first sidewall 134 S 1 thereof.
- the second sidewall 134 S 2 of the first inner spacer 134 may have a concave curved shape.
- a width of the first inner spacer 134 in the first direction X 1 may be varied.
- a third width W 21 of a portion of the first inner spacer 134 adjacent to the first active pattern 110 or the second active pattern 120 may be smaller than a fourth width W 22 of a middle portion of the first inner spacer 134 .
- the sidewall of the first inner spacer 134 adjacent to the first active pattern 110 or the second active pattern 120 may be at an obtuse angle with respect to the first active pattern 110 or the second active pattern 120 .
- the first sidewall 134 S 1 of the first inner spacer 134 may be at an obtuse angle with respect to a lower surface of the second active pattern 120 .
- the shape of the first inner spacer 134 may be formed by a process of fabricating semiconductor devices to be described later with reference to FIGS. 24 to 26 .
- FIG. 8 is a cross-sectional view illustrating a semiconductor device according to example embodiments.
- the same numerals are used to denote the same elements as shown in FIGS. 1 to 4, 6, and 7 .
- the first inner spacer 134 may extend (e.g., continuously) along the upper surface of the first fin protrusion 100 P, the sidewall of the first active pattern 110 , and the sidewall of the second active pattern 120 .
- the first inner spacer 134 may extend along a profile of the first fin protrusion 100 P, a profile of the first gate insulation layer 152 , a profile of the first active pattern 110 , and a profile of the second active pattern 120 .
- the first inner spacer 134 may be interposed between the first active pattern 110 and each of the first epitaxial patterns 140 and between the second active pattern 120 and each of the first epitaxial patterns 140 .
- the first epitaxial layer 142 of each of the first epitaxial patterns 140 may extend along a profile of the first inner spacer 134 . In other embodiments, the first epitaxial layer 142 may be omitted.
- the first inner spacer 134 may include an impurity.
- the semiconductor device is a PMOS transistor
- the first inner spacer 134 may include a p-type impurity.
- a junction region of the PMOS transistor may be adjusted depending on a concentration of the p-type impurity in the first inner spacer 134 .
- FIG. 9 is a perspective view of a semiconductor device according to example embodiments.
- FIG. 10 is a cross-sectional view taken along lines C-C′ and D-D′ of FIG. 9 .
- the same numerals are used to denote the same elements as shown in FIGS. 1 to 4 .
- the substrate 100 includes a first region I and a second region II.
- the first region I and the second region II may be spaced apart from or be connected to each other.
- Transistors of the same conductive type or transistors of different conductive types may be formed on the first region I and the second region II.
- the first region I and the second region II may each be, e.g., a logic region, an SRAM region, or an input/output (IO) region.
- the first region I and the second region II may be regions on which semiconductor devices for performing the same function or different functions are disposed.
- the semiconductor device on the first region I is the same as that described with reference to FIGS. 1 to 4 , and thus a detailed description thereof is omitted.
- the semiconductor device on the second region II includes a second fin protrusion 200 P, a third active pattern 210 , a fourth active pattern 220 , a second gate structure 250 , second gate spacers 230 , and second epitaxial patterns 240 .
- the second fin protrusion 200 P may protrude from the upper surface of the substrate 100 and extend lengthwise in a fourth direction X 2 .
- the second fin protrusion 200 P may be formed by etching a portion of the substrate 100 or may be an epitaxial layer grown from the substrate 100 .
- the third active pattern 210 may be formed on the substrate 100 .
- the third active pattern 210 may be spaced apart from the substrate 100 .
- the third active pattern 210 may extend in the fourth direction X 2 .
- the fourth active pattern 220 may be formed on the third active pattern 210 and be spaced apart from the third active pattern 210 .
- the fourth active pattern 220 may extend in the fourth direction X 2 .
- the third active pattern 210 and the fourth active pattern 220 may include the same material as or a different material from the first active pattern 110 and the second active pattern 120 .
- the second gate structure 250 includes a second gate insulation layer 252 and a second gate electrode 254 .
- the second gate electrode 254 may be formed on the substrate 100 .
- the second gate electrode 254 may intersect the third active pattern 210 and the fourth active pattern 220 .
- the second gate electrode 254 may extend lengthwise in a fifth direction Y 2 .
- the second gate electrode 254 may surround the third active pattern 210 and the fourth active pattern 220 .
- the third active pattern 210 and the fourth active pattern 220 may penetrate or extend through the second gate electrode 254 .
- the second gate spacers 230 may be disposed on sidewalls of the second gate electrode 254 .
- the second gate spacers 230 may define a second trench TR 2 crossing the third active pattern 210 and the fourth active pattern 220 .
- the second gate spacers 230 may be disposed on opposite end portions of the third active pattern 210 and/or the fourth active pattern 220 .
- the third active pattern 210 and the fourth active pattern 220 may penetrate or extend through the second gate spacers 230 .
- the second gate spacers 230 may not include an inner spacer.
- the second gate insulation layer 252 may be interposed between the third active pattern 210 and the second gate electrode 254 and between the fourth active pattern 220 and the second gate electrode 254 .
- the second gate insulation layer 252 may surround the third active pattern 210 and the fourth active pattern 220 .
- the second gate insulation layer 252 may be formed on the upper surface of the field insulation layer 105 and an upper surface of the second fin protrusion 200 P.
- the second gate insulation layer 252 may extend along inner sidewalls of the second gate spacers 230 .
- the second gate insulation layer 252 may extend along sidewalls and a lower surface of the second trench TR 2 .
- the second epitaxial patterns 240 may be formed on opposite sides of the second gate electrode 254 .
- the second epitaxial patterns 240 may contact the third active pattern 210 , the fourth active pattern 220 , and the second gate insulation layer 252 .
- the second epitaxial patterns 240 may be formed on sidewalls of the third active pattern 210 , sidewalls of the fourth active pattern 220 , and an outer surface of the second gate insulation layer 252 .
- each of the second epitaxial patterns 240 may include multiple layers.
- each of the second epitaxial patterns 240 may include a third epitaxial layer 242 and a fourth epitaxial layer 244 that are sequentially formed on the substrate 100 .
- the transistors on the first region I and the second region II may be PMOS transistors.
- each of the first epitaxial patterns 140 and the second epitaxial patterns 240 may include a p-type impurity.
- the first epitaxial patterns 140 and the second epitaxial patterns 240 may include a semiconductor material at different concentrations.
- the first epitaxial patterns 140 and the second epitaxial patterns 240 may include silicon germanium (SiGe).
- SiGe silicon germanium
- a germanium concentration in each of the first epitaxial patterns 140 may be higher than that in each of the second epitaxial patterns 240 .
- the germanium concentration in the first epitaxial layer 142 may be higher than that in the third epitaxial layer 242 .
- the source/drain region including germanium at a high concentration may be damaged during the removal process of the sacrificial layers (see, e.g., 2001 of FIG. 16 ).
- the first epitaxial patterns 140 may be prevented from being damaged by using the first gate spacers 130 including the semiconductor material layer similar to the channel region (e.g., the first and second active patterns 110 and 120 ).
- FIG. 11 is a perspective view of a semiconductor device according to example embodiments.
- FIG. 12 is a cross-sectional view taken along lines E-E′ and F-F′ of FIG. 11 .
- the same numerals are used to denote the same elements as shown in FIGS. 1 to 4, 9, and 10 .
- each of the second gate spacers 230 may include a second outer spacer 232 and a second inner spacer 234 .
- the second inner spacer 234 may be formed on a sidewall of the second gate electrode 254 surrounding the third active pattern 210 and the fourth active pattern 220 .
- the second outer spacer 232 may be formed on the second inner spacer 234 .
- the second outer spacer 232 may be formed on the fourth active pattern 220 .
- the second inner spacer 234 nay be formed between the second fin protrusion 200 P and the third active pattern 210 and between the third active pattern 210 and the fourth active pattern 220 .
- the transistors on the first region I and the second region II may be NMOS transistors.
- each of the first epitaxial patterns 140 and the second epitaxial patterns 240 may include an n-type impurity.
- the first inner spacer 134 may include a semiconductor material layer similar to the first active pattern 110 and the second active pattern 120 .
- the second inner spacer 234 may include an insulating material layer.
- the first inner spacer 134 may include silicon (Si) or silicon germanium (SiGe).
- the first active pattern 110 and the second active pattern 120 include silicon germanium (SiGe), germanium (Ge)
- the first inner spacer 134 may include silicon germanium (SiGe), germanium (Ge).
- the second inner spacer 234 may include, e.g., a low-k dielectric material, silicon nitride, silicon oxynitride, silicon oxide, silicon oxycarbonitride, or combinations thereof.
- the low-k dielectric material may have a lower dielectric constant than that of silicon oxide.
- stacking faults in the source/drain region of the transistor that is on, e.g., the first region I may be reduced or prevented, and the parasitic capacitance between the gate electrode and the source/drain region of the transistor that is on, e.g., the second region II may be reduced or prevented.
- FIG. 13 is a perspective view of a semiconductor device according to example embodiments.
- FIGS. 14 and 15 are cross-sectional views taken along lines G-G′ and H-H′ of FIG. 13 .
- the same numerals are used to denote the same elements as shown in FIGS. 1 to 4, and 9 to 12 .
- a transistor on the first region I is a PMOS transistor
- a transistor on the second region II is an NMOS transistor.
- the first epitaxial patterns 140 may include a p-type impurity.
- the second epitaxial patterns 240 may include an n-type impurity.
- the first inner spacer 134 may include a first semiconductor material layer similar to the first active pattern 110 and the second active pattern 120
- the second inner spacer 234 may include a second semiconductor material layer similar to the third active pattern 210 and the fourth active pattern 220 .
- the first inner spacer 134 may include silicon (Si) or silicon germanium (SiGe).
- the first inner spacer 134 may include silicon germanium (SiGe) or germanium (Ge).
- the second inner spacer 234 may include silicon (Si) or silicon germanium (SiGe).
- the third active pattern 210 and the fourth active pattern 220 include silicon germanium (SiGe) or germanium (Ge)
- the second inner spacer 234 may include silicon germanium (SiGe) or germanium (Ge)
- a transistor on the first region I is a PMOS transistor
- a transistor on the second transistor II is an NMOS transistor
- the first epitaxial patterns 140 may include a p-type impurity
- the second epitaxial patterns 240 may include an n-type impurity.
- the first inner spacer 134 may include a first semiconductor material layer similar to the first active pattern 110 and the second active pattern 120
- the second inner spacer 234 may include an insulating material layer.
- the first inner spacer 134 may include silicon (Si) or silicon germanium (SiGe).
- the first inner spacer 134 may include silicon germanium (SiGe) or germanium (Ge).
- the second inner spacer 234 may include, e.g., a low-k dielectric material, silicon nitride, silicon oxynitride, silicon oxide, silicon oxycarbonitride, or combinations thereof.
- the low-k dielectric material may have a lower dielectric constant than that of silicon oxide.
- FIGS. 16 to 29 are views illustrating example stages or operations in a method of manufacturing an image sensor according to example embodiments.
- FIGS. 17, 19, 21, and 23 to 28 are cross-sectional views taken along line A-A′ of FIG. 16 .
- FIGS. 18, 20, 22, and 29 are cross-sectional views taken along line B-B′ of FIG. 16 .
- the same numerals are used to denote the same elements as shown in FIGS. 1 to 15 .
- a semiconductor stack layer 2000 including the sacrificial layers 2001 and the active layers 2002 that are alternately stacked is formed on the substrate 100 .
- the active layers 2002 may include a material having an etch selectivity with respect to the sacrificial layers 2001 .
- the sacrificial layers 2001 and the active layers 2002 may be formed by an epitaxial growth process.
- two sacrificial layers 2001 and two active layers 2002 are formed on the substrate 100 .
- the number of the sacrificial layers 2001 and the number of the active layers 2002 are not limited thereto.
- the stacked order of the sacrificial layers 2001 and the active layers 2002 may be varied.
- one of the active layers 2002 may be disposed at an uppermost level, as shown in the drawings.
- one of the sacrificial layers 2001 may be disposed at the uppermost level in the semiconductor stack layer 2000 .
- a first mask pattern 2101 may be formed on the semiconductor stack layer 2000 .
- the first mask pattern 2101 may extend lengthwise in the first direction X 1 .
- the semiconductor stack layer 2000 and the substrate 100 are etched using the first mask pattern 2101 as an etch mask.
- a fin structure F 1 may be formed on the substrate 100 .
- the sacrificial layers 2001 may be etched to form a first sacrificial pattern 112 and a second sacrificial pattern 122 that extend lengthwise in the first direction X 1 .
- the active layers 2002 may be etched to form the first active pattern 110 and a second active pattern 120 that extend lengthwise in the first direction X 1 .
- the fin structure F 1 includes the first fin protrusion 100 P, the first sacrificial pattern 112 , the first active pattern 110 , the second sacrificial pattern 122 , and the second active pattern 120 that are sequentially stacked.
- the field insulation layer 105 is formed on the substrate 100 and cover at least a portion of a sidewall of the fin structure F 1 .
- the first mask pattern 2101 may be removed.
- a dummy gate electrode 150 D is formed on the fin structure F 1 .
- the dummy gate electrode 150 D may intersect the fin structure F 1 and extend lengthwise in the second direction Y 1 .
- the dummy gate electrode 150 D may be formed using a second mask pattern 2102 as an etch mask. Even though not shown in the drawing, a dummy gate insulation layer or a fin structure protection layer may be further formed between the dummy gate electrode 150 D and the fin structure F 1 .
- Preliminary gate spacers 130 P are formed on sidewalls of the dummy gate electrode 150 D.
- the fin structure F 1 is etched using the dummy gate electrode 150 D and the preliminary gate spacers 130 P as an etch mask.
- an undercut region may be formed in the fin structure F 1 .
- the undercut region may be formed under the dummy gate electrode 150 D and the preliminary gate spacers 130 P.
- the fin structure F 1 when the fin structure F 1 is etched, the upper surface of the first fin protrusion 100 P may be exposed. In some embodiments, when the fin structure F 1 is etched, a portion of the first fin protrusion 100 P may be etched.
- sidewalls of the first sacrificial pattern 112 and sidewalls of the second sacrificial pattern 122 are selectively recessed.
- the sidewalls of the first sacrificial pattern 112 and sidewalls of the first active pattern 110 , the sidewalls of the second sacrificial pattern 122 , and sidewalls of the second active pattern 120 may be exposed.
- the exposed sidewalls of the first sacrificial pattern 112 and the exposed sidewalls of the second sacrificial pattern 122 are selectively recessed.
- first active pattern 110 and the second active pattern 120 include the material having the etch selectivity with respect to the first sacrificial pattern 112 and the second sacrificial pattern 122 , the first sacrificial pattern 112 and the second sacrificial pattern 122 may be selectively etched.
- a first recess RC 1 is formed on the sidewalls of the first sacrificial pattern 112 , between the first fin protrusion 100 P and the first active pattern 110 .
- a second recess RC 2 is formed on the sidewalls of the second sacrificial pattern 122 , between the first active pattern 110 and the second active pattern 120 .
- the sidewalls of the first sacrificial pattern 112 and the sidewalls of the second sacrificial pattern 122 on which the first recess RC 1 and the second recess RC 2 are formed may be flat or planar as shown in the drawing, but are not limited thereto.
- the sidewalls of the first sacrificial pattern 112 and the sidewalls of the second sacrificial pattern 122 may have a concave or other curved shape depending on the recess process.
- an inner spacer layer 134 L including a material similar to the first active pattern 110 and the second active pattern 120 is formed on the substrate 100 .
- the inner spacer layer 134 L including a semiconductor material may be formed on the substrate 100 .
- the inner spacer layer 134 L may include silicon (Si) or silicon germanium (SiGe).
- a silicon concentration in the inner spacer layer 134 L may be higher than that in each of the first active pattern 110 and the second active pattern 120 .
- a silicon concentration in the inner spacer layer 134 L may be higher than that in each of the first sacrificial pattern 112 and the second sacrificial pattern 122
- the inner spacer layer 134 L may include silicon germanium (SiGe) or germanium (Ge).
- a germanium concentration in the inner spacer layer 134 L may be higher than that in each of the first active pattern 110 and the second active pattern 120 .
- a germanium concentration in the inner spacer layer 134 L may be higher than that in each of the first sacrificial pattern 112 and the second sacrificial pattern 122 .
- the inner spacer layer 134 L may extend along the upper surface of the first fin protrusion 100 P, the sidewalls of the first sacrificial pattern 112 , the sidewalls of the first active pattern 110 , the sidewalls of the second sacrificial pattern 122 , and the sidewalls of the second active pattern 120 .
- the inner spacer layer 134 L may extend along profiles of the first fin protrusion 100 P, the first sacrificial pattern 112 , the first active pattern 110 , the second sacrificial pattern 122 , and the second active pattern 120 .
- the inner spacer layer 134 L may be formed by, e.g., an epitaxial growth process, but is not limited thereto.
- the inner spacer layer 134 L may be formed by a deposition process.
- the inner spacer layer 134 L may be formed of a single layer, but is not limited thereto.
- the inner spacer layer 134 L may be formed of multiple layers that include a semiconductor material at different concentrations.
- the inner spacer layer 134 L may include a multiple layered structure in which at least one insulation material layer and at least one semiconductor material layer are sequentially stacked.
- the first gate spacers 130 each of which includes the first outer spacer 132 and the first inner spacer 134 , are formed.
- the removal process of the portion of the inner spacer layer 134 L on the sidewalls of the first and second active patterns 110 and 120 may be performed by an etching process using the dummy gate electrode 150 D and the preliminary gate spacers 130 P as an etch mask.
- the above etching process may include, e.g., a gas phase reaction etching process, a plasma etching process, and/or a wet etching process.
- a portion of the inner spacer layer 134 L on the upper surface of the first fin protrusion 100 P may be removed.
- Opposite sidewalls of the first inner spacer 134 may be flat or planar, but are not limited thereto.
- the sidewalls of the first sacrificial pattern 112 including the first recess RC 1 have the concave curved shape
- the sidewall of the first inner spacer 134 adjacent to the first sacrificial pattern 112 may have a convex curved shape.
- the sidewalls of the second sacrificial pattern 122 including the second recess RC 2 have the concave curved shape
- the sidewall of the first inner spacer 134 adjacent to the second sacrificial pattern 122 may have a convex curved shape.
- the first epitaxial patterns 140 are formed on opposite sides of the dummy gate electrode 150 D.
- each of the first epitaxial patterns 140 may be formed by being grown from the first fin protrusion 100 P, the first active pattern 110 , the second active pattern 120 , and the first inner spacer 134 using an epitaxial growth process. Thus, each of the first epitaxial patterns 140 may contact the first active pattern 110 , the second active pattern 120 , and the first inner spacer 134 .
- each of the first epitaxial patterns 140 may include multiple layers.
- each of the first epitaxial patterns 140 may include the first epitaxial layer 142 and the second epitaxial layer 144 .
- the interlayer insulation layer 160 is formed on the substrate 100 to cover the first epitaxial patterns 140 .
- the dummy gate electrode 150 D may be exposed by the interlayer insulation layer 160 .
- the interlayer insulation layer 160 may be formed to cover the first epitaxial patterns 140 and then may be planarized until an upper surface of the dummy gate electrode 150 D is exposed.
- the second mask pattern 2102 may be removed during the formation of the interlayer insulation layer 160 .
- the dummy gate electrode 150 D, the first sacrificial pattern 112 , and the second sacrificial pattern 122 are removed.
- the first trench TR 1 extending lengthwise in the second direction Y 1 may be formed.
- the first active pattern 110 and the second active pattern 120 may also be exposed.
- the first active pattern 110 may be spaced apart from the first fin protrusion 100 P.
- the second active pattern 120 may be spaced apart from the first active pattern 110 .
- the first gate insulation layer 152 and the first gate electrode 154 are formed in the first trench TR 1 .
- the first gate electrode 154 may be formed of a single layer, but is not limited to thereto. In some embodiments, the first gate electrode 154 may be formed of multiple layers. For example, the first gate electrode 154 may include a work function control conductive layer and a filling conductive layer in a space formed by the work function control conductive layer.
Abstract
Description
- This application claims priority under 35 U.S.C. § 119 to Korean Patent Application No. 10-2017-0180511, filed on Dec. 27, 2017, in the Korean Intellectual Property Office, the disclosure of which is hereby incorporated by reference in its entirety.
- Example embodiments of the present disclosure relate to a semiconductor device and a method of fabricating the same, and more specifically, to a semiconductor device having a gate all around structure and a method of fabricating the same.
- To increase the integration of an integrated circuit device, a multi-gate transistor including a silicon body of a fin- or nanowire-shape on a substrate and a gate on the silicon body has been proposed.
- Since a multi-gate transistor can utilize a three-dimensional channel, it can be scaled. Further, current control capability of the multi-gate transistor can be improved without increasing a gate length thereof. Short channel effects (SCE), in which the electrical potential of the channel region is affected by the drain voltage, can be effectively reduced and/or suppressed in the multi-gate transistor.
- According to example embodiments of the inventive concepts, a semiconductor device may include a substrate, a gate electrode on the substrate, a gate spacer on a sidewall of the gate electrode, an active pattern penetrating the gate electrode and the gate spacer, and an epitaxial pattern contacting the active pattern and the gate spacer. The gate electrode may extend in a first direction. The gate spacer may include a semiconductor material layer. The active pattern may extend in a second direction crossing the first direction.
- According to example embodiments of the inventive concepts, a semiconductor device may include a substrate, a first active pattern on the substrate, a gate electrode surrounding the first active pattern, an inner spacer on a sidewall of the gate electrode, and an epitaxial pattern contacting the first active pattern and the inner spacer. The inner spacer may be between the first active pattern and the substrate and include a semiconductor material.
- According to example embodiments of the inventive concepts, a semiconductor device may include a substrate including a first region and a second region, a first gate electrode on the first region, a first gate spacer on a sidewall of the first gate electrode, a first active pattern penetrating the first gate electrode, a first epitaxial pattern on a sidewall of the first gate spacer, a second gate electrode on the second region, a second active pattern penetrating the second gate electrode, and a second epitaxial pattern on a side of the second gate electrode. The first gate electrode may extend in a first direction. The first gate spacer may include a first semiconductor material. The first active pattern may extend in a second direction crossing the first direction. The second gate electrode extend in a third direction. The second active pattern may extend in a fourth direction crossing the third direction.
- According to example embodiments of the inventive concepts, a method of manufacturing a semiconductor device may include forming a fin structure including at least one sacrificial pattern and at least one active pattern which are alternately stacked on a substrate, selectively recess a sidewall of the at least one sacrificial pattern, forming an inner spacer layer along a sidewall of the at least one active pattern and the recessed sidewall of the at least one sacrificial pattern, forming an inner spacer on the recessed sidewall of the at least one sacrificial pattern by removing a portion of the inner spacer layer on the sidewall of the at least one active pattern, and forming an epitaxial pattern contacting the inner spacer and the at least one active pattern.
-
FIG. 1 is a perspective view of a semiconductor device according to example embodiments. -
FIG. 2 is a cross-sectional view taken along line A-A′ ofFIG. 1 . -
FIGS. 3A and 3B are enlarged views of portion R1 ofFIG. 2 . -
FIG. 4 is a cross-sectional view taken along line B-B′ ofFIG. 1 . -
FIG. 5 is a cross-sectional view of a semiconductor device according to example embodiments. -
FIG. 6 is a cross-sectional view of a semiconductor device according to example embodiments. -
FIG. 7 is an enlarged view of portion R2 ofFIG. 6 . -
FIG. 8 is a cross-sectional view of a semiconductor device according to example embodiments. -
FIG. 9 is a perspective view of a semiconductor device according to example embodiments. -
FIG. 10 is a cross-sectional view taken along lines C-C′ and D-D′ ofFIG. 9 . -
FIG. 11 is a perspective view of a semiconductor device according to example embodiments. -
FIG. 12 is a cross-sectional view taken along lines E-E′ and F-F′ ofFIG. 11 . -
FIG. 13 is a perspective view of a semiconductor device according to example embodiments. -
FIGS. 14 and 15 are cross-sectional views taken along lines G-G′ and H-H′ ofFIG. 13 . -
FIGS. 16 to 29 are views illustrating stages in a method of manufacturing an image sensor according to example embodiments. - Various example embodiments will now be described more fully hereinafter with reference to the accompanying drawings. Like reference numerals may refer to like elements throughout this application.
- Hereinafter, a semiconductor device according to example embodiments will described with reference to
FIGS. 1 to 15 . For convenience of explanation, a device isolation layer such as a shallow trench isolation (STI) is omitted in the drawings. -
FIG. 1 is a perspective view of a semiconductor device according to example embodiments.FIG. 2 is a cross-sectional view taken along line A-A′ ofFIG. 1 .FIGS. 3A and 3B are enlarged views of portion R1 ofFIG. 2 .FIG. 4 is cross-sectional view taken along line B-B′ ofFIG. 1 . Aninterlayer insulation layer 160 is not illustrated inFIG. 1 , for brevity. - Referring to
FIGS. 1 to 4 , a semiconductor device includes asubstrate 100, afield insulation layer 105, a firstactive pattern 110, a secondactive pattern 120, afirst gate structure 150,first gate spacers 130, firstepitaxial patterns 140, and theinterlayer insulation layer 160. As used herein, the terms first, second, third, etc. are used merely to differentiate one direction, region, portion, or element from another. - The
substrate 100 may include a bulk silicon substrate or a silicon on insulator (SOI) substrate. In some embodiments, thesubstrate 100 may include, e.g., at least one of silicon germanium, silicon germanium on insulator (SGOI), indium antimonide, lead-tellurium compound, indium arsenic, indium phosphide, gallium arsenic, or gallium antimonide. Thesubstrate 100 may include an epitaxial layer on a base substrate. Hereinafter, it will be described that thesubstrate 100 includes silicon, for convenience of description. - The
substrate 100 includes afirst fin protrusion 100P. Thefirst fin protrusion 100P may protrude from an upper surface of thesubstrate 100 and extend lengthwise in a first direction X1. Spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper” “higher,” and the like, are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. Thefirst fin protrusion 100P may be formed by etching a portion of thesubstrate 100, or may be an epitaxial layer grown from thesubstrate 100. - The
first fin protrusion 100P may include silicon or germanium. In some embodiments, thefirst fin protrusion 100P may include a compound semiconductor, e.g., a group IV-IV compound semiconductor or a group III-V compound semiconductor. - The group IV-IV compound semiconductor may include a binary compound or a ternary compound, each of which includes at least two of carbon (C), silicon (Si), germanium (Ge), or tin (Sn), or a compound which a group IV element is doped therein.
- The group III-V compound semiconductor may include a binary compound, a ternary compound, or a quaternary compound, each of which is formed by combination of a group III element, e.g., at least one of aluminum (Al), gallium (Ga), or indium (In), and a group V element, e.g., at least one of phosphorus (P), arsenic (As), or antimony (Sb).
- The
field insulation layer 105 may be formed on thesubstrate 100. Thefield insulation layer 105 may surround at least a portion of a sidewall of thefirst fin protrusion 100P. As used herein, the term “surround” does not require completely or entirely surrounding. Thefirst fin protrusion 100P may be defined by thefield insulation layer 105. - Referring to
FIG. 4 , sidewalls of the firstactive pattern 110 and the secondactive pattern 120 may be partially or entirely surrounded by thefield insulation layer 105. However, the inventive concepts are not limited thereto. - The
field insulation layer 105 may include, e.g., a silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, or combinations thereof. - The first
active pattern 110 may be formed on thesubstrate 100. The firstactive pattern 110 may be spaced apart from thesubstrate 100. The firstactive pattern 110 may extend in the first direction X1. - The first
active pattern 110 may be formed on thefirst fin protrusion 100P and be spaced apart from thefirst fin protrusion 100P. The firstactive pattern 110 may vertically overlap thefirst fin protrusion 100P. For example, the firstactive pattern 110 may overlap thefirst fin protrusion 100P in a third direction Z1. Thus, the firstactive pattern 110 may not be formed on thefield insulation layer 105, but may be formed on thefirst fin protrusion 100P. - The second
active pattern 120 may be formed on the firstactive pattern 110. The secondactive pattern 120 may be spaced apart from the firstactive pattern 110. The secondactive pattern 120 may extend in the first direction X1. The secondactive pattern 120 may vertically overlap the firstactive pattern 110. For example, the secondactive pattern 120 may overlap the firstactive pattern 110 in the third direction Z1. - The first
active pattern 110 and the secondactive pattern 120 may include silicon or germanium. In some embodiments, the firstactive pattern 110 and the secondactive pattern 120 may include a compound semiconductor, e.g., a group IV-IV compound semiconductor or a group III-V compound semiconductor. - The first
active pattern 110 and the secondactive pattern 120 may include the same material as or a different material from thefirst fin protrusion 100P. - Each of the first
active pattern 110 and the secondactive pattern 120 may be used as a channel region of a transistor. - Even though semiconductor devices including two active patterns are illustrated in the drawings, the inventive concepts are not limited thereto. For example, semiconductor devices may include one or more than three active patterns.
- The
first gate structure 150 includes a firstgate insulation layer 152 and afirst gate electrode 154. - The
first gate electrode 154 may be formed on thesubstrate 100. Thefirst gate electrode 154 may intersect the firstactive pattern 110 and the secondactive pattern 120. For example, thefirst gate electrode 154 may extend lengthwise in a second direction Y1. - The
first gate electrode 154 may surround the firstactive pattern 110 and the secondactive pattern 120. For example, the firstactive pattern 110 and the secondactive pattern 120 may penetrate or extend through thefirst gate electrode 154 in the first direction X1. Thefirst gate electrode 154 may entirely surround or otherwise extend along a perimeter of the firstactive pattern 110 and a perimeter of the secondactive pattern 120. Thefirst gate electrode 154 may be disposed between the firstactive pattern 110 and thesubstrate 100. - The
first gate electrode 154 may include a conductive material. Thefirst gate electrode 154 may be formed of a single layer or multiple layers. For example, thefirst gate electrode 154 may include a work function control conductive layer and a filling conductive layer which fills a space formed by the work function control conductive layer. - The
first gate electrode 154 may include, e.g., TiN, WN, TaN, Ru, TiC, TaC, Ti, Ag, Al, TiAl, TiAlN, TiAlC, TaCN, TaSiN, Mn, Zr, W, Al, or combinations thereof. In some embodiments, thefirst gate electrode 154 may include silicon or silicon germanium. Thefirst gate electrode 154 may be formed by a gate replacement process, but the inventive concepts are not limited thereto. - The
first gate spacers 130 may be formed on opposite sidewalls of thefirst gate electrode 154 and extend in the second direction Y1. Thefirst gate spacers 130 may define a first trench TR1 crossing the firstactive pattern 110 and the secondactive pattern 120. - The
first gate spacers 130 may be formed on opposite end portions of the first and secondactive patterns first gate spacers 130 may contact the opposite end portions of the first and secondactive patterns active pattern 110 and/or the secondactive pattern 120 may penetrate or extend through thefirst gate spacers 130. - Each of the
first gate spacers 130 includes a firstouter spacer 132 and a firstinner spacer 134. - The first
inner spacer 134 may be formed on a sidewall of a portion of thefirst gate electrode 154 that surrounds the firstactive pattern 110 and the secondactive pattern 120. The firstouter spacer 132 may be formed on the firstinner spacer 134. The firstouter spacer 132 may be disposed on the secondactive pattern 120. For example, referring toFIGS. 2 and 3 , the firstinner spacer 134 may be disposed between thefirst fin protrusion 100P and the firstactive pattern 110. The firstinner spacer 134 may also be disposed between the firstactive pattern 110 and the secondactive pattern 120. - In some embodiments, the first
inner spacer 134 and the firstouter spacer 132 may be disposed on the secondactive pattern 120, in accordance with a multi-layered stack structure for forming the first and secondactive patterns - Referring to
FIG. 2 , a width of the firstouter spacer 132 may be equal to a width of the firstinner spacer 134. Herein, the width of the firstouter spacer 132 and the width of the firstinner spacer 134 refer to a first width W11 of the firstouter spacer 132 and a second width W12 of the firstinner spacer 134, respectively, in the first direction X1. In some embodiment, the first width W11 of the firstouter spacer 132 may be less or greater than the second width W12 of the firstinner spacer 134. - The
first gate spacers 130 may include a material similar to the firstactive pattern 110 and the secondactive pattern 120. For example, thefirst gate spacers 130 may include a semiconductor material layer. The semiconductor material layer may include a semiconductor material. The semiconductor material may not include an insulating material, such as oxide or nitride. That is, thefirst gate spacers 130 may be free of oxides, nitrides, and/or other insulating materials. - In some embodiments, the first
inner spacer 134 of each of thefirst gate spacers 130 may include a semiconductor material layer. - For example, when the first
active pattern 110 and the secondactive pattern 120 include silicon, the firstinner spacer 134 may include silicon (Si) or silicon germanium (SiGe). In this case, a silicon concentration in the firstinner spacer 134 may be greater than that in each of the firstactive pattern 110 and the secondactive pattern 120, for example. In some embodiments, when the firstactive pattern 110 and the secondactive pattern 120 include germanium (Ge) or silicon germanium (SiGe), the firstinner spacer 134 may include germanium (Ge) or silicon germanium (SiGe). In this case, a germanium concentration in the firstinner spacer 134 may be greater than that in each of the firstactive pattern 110 and the secondactive pattern 120, for example. - The first
outer spacer 132 may be the same material as or a different material from the firstinner spacer 134. - In some embodiments, the first
outer spacer 132 may include an insulating material layer. For example, the firstouter spacer 132 may include silicon nitride, silicon oxynitride, silicon oxide, silcon oxycarbonitride, or combinations thereof. - The first
gate insulation layer 152 may be disposed between the firstactive pattern 110 and thefirst gate electrode 154 and between the secondactive pattern 120 and thefirst gate electrode 154. Thus, the firstgate insulation layer 152 may be formed along surfaces of the firstactive pattern 110 and the secondactive pattern 120. The firstgate insulation layer 152 may surround the firstactive pattern 110 and the secondactive pattern 120. Additionally, the firstgate insulation layer 152 may be formed on an upper surface of thefield insulation layer 105 and on an upper surface of thefirst fin protrusion 100P. - The first
gate insulation layer 152 may extend along inner sidewalls of thefirst gate spacers 130. For example, the firstgate insulation layer 152 may extend along sidewalls and a lower surface of the first trench TR1. - The first
gate insulation layer 152 may include a high-k dielectric material having a dielectric constant greater than that of silicon oxide, silicon nitride, or silicon oxynitride. For example, the firstgate insulation layer 152 may include, e.g., hafnium oxide, hafnium silicon oxide, hafnium aluminum oxide, lanthanum oxide, lanthanum aluminum oxide, zirconium oxide, zirconium silicon oxide, tantalum oxide, titanium oxide, barium strontium titanium oxide, barium titanium oxide, strontium titanium oxide, yttrium oxide, aluminum oxide, lead scandium tantalum oxide, or lead zinc niobate, or combinations thereof, but is not limited thereto. - Even though not shown in the drawings, an interfacial layer may be formed between the first
gate insulation layer 152 and the firstactive pattern 110 and between the firstgate insulation layer 152 and thefirst fin protrusion 100P. According to a method of forming the interfacial layer, the interfacial layer may be formed along a profile or periphery of the firstgate insulation layer 152. However, the inventive concepts are not limited thereto. - The first
epitaxial patterns 140 may be formed on opposite sides of thefirst gate electrode 154. The firstepitaxial patterns 140 may contact the firstactive pattern 110, the secondactive pattern 120, and thefirst gate spacers 130. For example, the firstepitaxial patterns 140 may be formed on sidewalls of the firstactive pattern 110, sidewalls of the secondactive pattern 120, and outer sidewalls of the respectivefirst gate spacers 130. - Each of the first
epitaxial patterns 140 may include an epitaxial layer formed on thefirst fin protrusion 100P. The firstepitaxial patterns 140 may be elevated source/drain regions having upper surfaces protruding above the upper surface of thesubstrate 100. However, the inventive concepts are not limited thereto. The firstepitaxial patterns 140 may be impurity regions formed in thesubstrate 100. - In some embodiments, each of the first
epitaxial patterns 140 may include multiple layers. For example, each of the firstepitaxial patterns 140 includes afirst epitaxial layer 142 and asecond epitaxial layer 144 that are sequentially formed on thesubstrate 100. - The
first epitaxial layer 142 may be formed on thefirst fin protrusion 100P, the firstactive pattern 110, the secondactive pattern 120, and the firstinner spacer 134. Thefirst epitaxial layer 142 may be formed from thefirst fin protrusion 100P, the firstactive pattern 110, the secondactive pattern 120, and the firstinner spacer 134, by an epitaxial growth process. Thefirst epitaxial layer 142 may extend along the upper surface of thefirst fin protrusion 100P, the sidewall of the firstactive pattern 110, the sidewall of the secondactive pattern 120, and an outer sidewall of the firstinner spacer 134. - The
first epitaxial layer 142 may act as a seed to grow each of the firstepitaxial patterns 140. However, in some embodiments, thefirst epitaxial layer 142 may be omitted. - The
second epitaxial layer 144 may be formed on thefirst epitaxial layer 142. Thesecond epitaxial layer 144 may be formed to fill a trench formed on thesubstrate 100. - The
second epitaxial layer 144 may have a cross section of diamond shape, pentagonal shape, or hexagonal shape. However, the inventive concepts are not limited thereto. Thesecond epitaxial layer 144 may have cross sections of various shapes. - In some embodiments, when the semiconductor device is a PMOS transistor, the first
epitaxial patterns 140 may include a p-type impurity or an impurity for preventing diffusion of the p-type impurity. For example, the firstepitaxial patterns 140 may include B, C, In, Ga, Al, or combinations thereof. - In some embodiments, when the semiconductor device is a PMOS transistor, the first
epitaxial patterns 140 may include a compressive stress material, that is, a material that is configured to induce a compressive stress or strain. For example, when each of the firstactive pattern 110 and the secondactive pattern 120 is a silicon pattern, the firstepitaxial patterns 140 may include a material having a lattice constant greater than that of silicon. For example, the firstepitaxial patterns 140 may include silicon germanium (SiGe). The compressive stress material may apply a compressive stress to the first and secondactive patterns active patterns 110 and 120) of the transistor may be increased. - In some embodiments, when the semiconductor device is an NMOS transistor, the first
epitaxial patterns 140 may include an n-type impurity or an impurity for preventing diffusion of the n-type impurity. For example, the firstepitaxial patterns 140 may include P, Sb, As, or combinations thereof. - In some embodiments, when the semiconductor device is an NMOS transistor, the first
epitaxial patterns 140 may include a tensile stress material, that is, a material that is configured to induce a tensile stress or strain. For example, when each of the firstactive pattern 110 and the secondactive pattern 120 is a silicon pattern, the firstepitaxial patterns 140 may include a material having a lattice constant smaller than that of silicon. For example, the firstepitaxial patterns 140 may include silicon carbon (SiC). The tensile stress material may apply a tensile stress to the first and secondactive patterns active patterns 110 and 120) of the transistor may be increased. In some embodiments, the firstepitaxial patterns 140 may not include the tensile stress material. - In some embodiments, the
first epitaxial layer 142 and thesecond epitaxial layer 144 may include a first semiconductor material at various concentrations. For example, when the semiconductor device is a PMOS transistor, thefirst epitaxial layer 142 may include the first semiconductor material, that is a compressive stress material, at a first concentration. When the first and secondactive patterns - At this time, the
second epitaxial layer 144 may include the first semiconductor material at a second concentration different from the first concentration. For example, a germanium concentration in thesecond epitaxial layer 144 may be greater than that in thefirst epitaxial layer 142. The first concentration may range from 10% to 30%, and the second concentration may range from 40% to 65%. As the concentration of the first semiconductor material increases, the compressive stress imparted on the channel region (e.g., the first and secondactive patterns 110 and 120) of the transistor may be increased. Thus, thesecond epitaxial layer 144 including the first semiconductor material at the second concentration greater than the first concentration may serve to increase the carrier mobility. - In some embodiments, the first concentration may be equal to the second concentration.
- In some embodiments, a portion of each of the first
epitaxial patterns 140 that is adjacent to the firstactive pattern 110, the secondactive pattern 120, and thefirst gate spacers 130 may include a first semiconductor material at a high concentration. For example, a germanium concentration of thefirst epitaxial layer 142 may be more than 30%. - The
interlayer insulation layer 160 may be formed on thesubstrate 100. Theinterlayer insulation layer 160 may surround the outer sidewalls of thefirst gate spacers 130 defining the first trench TR1. - The
interlayer insulation layer 160 may include, e.g., silicon oxide, silicon nitride, silicon oxynitride, and/or a low-k dielectric material. The term “and/or” includes any and all combinations of one or more of the associated listed items. The low-k dielectric material may include, e.g., Flowable Oxide (FOX), Torene SilaZene (TOSZ), Undoped Silica Glass (USG), Borosilica Glass (BSG), PhosphoSilica Glass (PSG), BoroPhosphoSilica Glass (BPSG), Plasma Enhanced Tetra Ethyl Ortho Silicate (PETEOS), Fluoride Silicate Glass (FSG), Carbon Doped silicon Oxide (CDO), Xerogel, Aerogel, Amorphous Fluorinated Carbon, Organo Silicate Glass (OSG), Parylene, bis-benzocyclobutenes (BCB), SiLK, polyimide, porous polymeric material, or combinations thereof, but is not limited thereto. - In some embodiments, the
first gate spacers 130 may include an impurity. For example, the firstinner spacer 134 of each of thefirst gate spacers 130 may include a p-type impurity or an n-type impurity. That is, the firstinner spacer 134 may be p-type or n-type. - The
first gate spacers 130 may include an impurity of the same type as or a different type from (e.g., the same conductivity type as or a different conductivity type than) the firstepitaxial patterns 140. - For example, the first
epitaxial patterns 140 may include a first impurity, and thefirst gate spacers 130 may include a second impurity of the same conductive type as the first impurity. For example, as shown inFIG. 3A , each of the firstepitaxial patterns 140 and the firstinner spacer 134 may include a p-type impurity. - In this case, the first
inner spacer 134 may improve the performance of the semiconductor device. For example, when the firstepitaxial patterns 140 include the first impurity at a low concentration, the firstinner spacer 134 may include the second impurity at a higher concentration than that of the first impurity, such that the performance of the semiconductor device may be improved. In some embodiments, the concentration of the second impurity may be substantially equal to or lower than that of the first impurity. - In some embodiments, the first
epitaxial patterns 140 may include a first impurity, and thefirst gate spacers 130 may include a second impurity of a different type from the first impurity. For example, as shown inFIG. 3B , the firstepitaxial patterns 140 may include a p-type impurity, and the firstinner spacer 134 may include an n-type impurity. - In this case, the first
inner spacer 134 may effectively suppress a short channel effect (SCE). For example, when the firstepitaxial patterns 140 include the first impurity at a high concentration, the first impurity may be diffused into the channel region (e.g., the firstactive pattern 110 and the second active pattern 120), such that the SCE may intensify. However, the second impurity having the different conductive type from the first impurity may be diffused into the firstactive pattern 110 and the secondactive pattern 120 adjacent thereto, the SCE may be effectively suppressed. - In semiconductor devices according to example embodiments, defects in the source/drain region may be reduced or prevented from occurring. For example, a stacking fault in the source/drain region may be reduced or prevented from occurring.
- The source/drain region may be formed from the active pattern and the gate spacer by an epitaxial growth process. However, the source/drain region may include stacking faults therein due to the difference in lattice constants between the active pattern and the gate spacer. This may make it difficult to improve the performance of the semiconductor device. Thus, the performance of the semiconductor device may be reduced or lowered.
- However, in semiconductor devices according to example embodiments, the
first gate spacers 130 including the semiconductor material layer similar to the first and secondactive patterns - To manufacture semiconductor devices having a gate all around (GAA) structure, active layers (see, e.g., 2002 of
FIG. 16 ) and sacrificial layers (see, e.g., 2001 ofFIG. 16 ) having an etch selectivity with respect to one another may be used. For example, the sacrificial layers (see, e.g., 2001 ofFIG. 16 ) including germanium (Ge) may have etch selectivity with respect to the active layers (see, e.g., 2002 ofFIG. 16 ) including silicon (Si). When the semiconductor device is a PMOS transistor, the firstepitaxial patterns 140 may also include germanium (Ge). Thus, due to a low etch selectivity in a removal process of the sacrificial layers (see, e.g., 2001 ofFIG. 16 ), the firstepitaxial patterns 140 may be damaged. Accordingly, the performance and reliability of the semiconductor device may be reduced or lowered. - However, in semiconductor devices according to example embodiments, the
first gate spacers 130 including the semiconductor material layer similar to the first and secondactive patterns 110 and 120 (that are the channel region) may be used to reduce or prevent the damage to the source/drain regions (e.g., the first epitaxial patterns 140). For example, thefirst gate spacers 130 may include the semiconductor material layer similar to the first and secondactive patterns epitaxial patterns 140 are protected from being damaged in the removal process of the sacrificial layers (see, e.g., 2001 ofFIG. 16 ) due to the etch selectivity of thefirst gate spacers 130. -
FIG. 5 is a cross-sectional view illustrating a semiconductor device according to example embodiments. InFIG. 5 , the same numerals are used to denote the same elements as shown inFIGS. 1 to 4 . - Referring to
FIG. 5 , in a semiconductor device according to example embodiments, the firstinner spacer 134 may be formed of multiple sections. For example, the firstinner spacer 134 includes afirst sub spacer 134 a and asecond sub spacer 134 b. - The
first sub spacer 134 a may be formed along a profile of a surface of the firstgate insulation layer 152. Thesecond sub spacer 134 b may be formed on a sidewall of thefirst sub spacer 134 a. - In some embodiments, the
first sub spacer 134 a and thesecond sub spacer 134 b may include a semiconductor material at different concentrations. - For example, when the first
active pattern 110 and the secondactive pattern 120 include silicon (Si), thefirst sub spacer 134 a and thesecond sub spacer 134 b may include silicon (Si) or silicon germanium (SiGe). In this case, a silicon concentration in thefirst sub spacer 134 a may be higher than that in thesecond sub spacer 134 b. Thus, in the removal process of the sacrificial layers (see, e.g., 2001 ofFIG. 16 ) including germanium (Ge), the firstepitaxial patterns 140 may be protected from being damaged due to the etch selectivity of thefirst sub spacer 134 a. - In some embodiments, when the first
active pattern 110 and the secondactive pattern 120 include silicon germanium (SiGe) or germanium (Ge), thefirst sub spacer 134 a and thesecond sub spacer 134 b may include silicon germanium (SiGe) or germanium (Ge). In this case, a germanium concentration in thefirst sub spacer 134 a may be higher than that in thesecond sub spacer 134 b. Thus, in the removal process of the sacrificial layers (see, e.g., 2001 ofFIG. 16 ) including silicon (Si), the firstepitaxial patterns 140 may be protected from being damaged due to the etch selectivity of thefirst sub spacer 134 a. - In some embodiments, the
first sub spacer 134 a may include an insulating material, and thesecond sub spacer 134 b may include a semiconductor material layer similar to the firstactive pattern 110 and the secondactive pattern 120. - For example, the
first sub spacer 134 a may include a low-k dielectric material, silicon nitride, silicon oxynitride, silicon oxide, silicon oxycarbonitride, or combinations thereof. The low-k dielectric material of thefirst sub spacer 134 a may be a material having a dielectric constant smaller than that of silicon oxide. Thefirst sub spacer 134 a may serve to reduce a parasitic capacitance between thefirst gate electrode 154 and the firstepitaxial patterns 140. - For example, when the first
active pattern 110 and the secondactive pattern 120 include silicon (Si), thesecond sub spacer 134 b may include silicon (Si) or silicon germanium (SiGe). For example, when the firstactive pattern 110 and the secondactive pattern 120 include silicon germanium (SiGe) or germanium (Ge), thesecond sub spacer 134 b may include silicon germanium (SiGe) or germanium (Ge). Thesecond sub spacer 134 b may serve to reduce or prevent stacking faults in the firstepitaxial patterns 140 from being formed. -
FIG. 6 is a cross-sectional view of a semiconductor device according to example embodiments.FIG. 7 is an enlarged view of portion R2 ofFIG. 6 . InFIGS. 6 and 7 , the same numerals are used to denote the same elements as shown inFIGS. 1 to 4 . - Referring to
FIGS. 6 and 7 , in a semiconductor device according to example embodiments, at least one sidewall of the firstinner spacer 134 may have a curved surface. For example, a first sidewall 134S1 of the firstinner spacer 134 adjacent to thefirst gate electrode 154 may have a convex curved shape toward thefirst gate electrode 154. - The first
gate insulation layer 152 may extend along a profile of the first sidewall 134S1 of the firstinner spacer 134. Thus, a surface of a portion of the firstgate insulation layer 152 adjacent to the firstinner spacer 134 may be concavely curved toward the firstinner spacer 134. Likewise, a sidewall of thefirst gate electrode 154 adjacent to the firstinner spacer 134 may be concavely curved. That is, the first sidewall 134S1 of the firstinner spacer 134 may conformally extend along the sidewall of thegate electrode structure - A second sidewall 134S2 of the first
inner spacer 134 adjacent to each of the firstepitaxial patterns 140 may be flat or planar, but is not limited thereto. In some embodiments, the second sidewall 134S2 of the firstinner spacer 134 may have a profile similar to the first sidewall 134S1 thereof. For example, the second sidewall 134S2 of the firstinner spacer 134 may have a concave curved shape. - In some embodiments, a width of the first
inner spacer 134 in the first direction X1 may be varied. For example, a third width W21 of a portion of the firstinner spacer 134 adjacent to the firstactive pattern 110 or the secondactive pattern 120 may be smaller than a fourth width W22 of a middle portion of the firstinner spacer 134. - In some embodiments, the sidewall of the first
inner spacer 134 adjacent to the firstactive pattern 110 or the secondactive pattern 120 may be at an obtuse angle with respect to the firstactive pattern 110 or the secondactive pattern 120. For example, the first sidewall 134S1 of the firstinner spacer 134 may be at an obtuse angle with respect to a lower surface of the secondactive pattern 120. - The shape of the first
inner spacer 134 may be formed by a process of fabricating semiconductor devices to be described later with reference toFIGS. 24 to 26 . -
FIG. 8 is a cross-sectional view illustrating a semiconductor device according to example embodiments. InFIG. 8 , the same numerals are used to denote the same elements as shown inFIGS. 1 to 4, 6, and 7 . - Referring to
FIG. 8 , in a semiconductor device, the firstinner spacer 134 may extend (e.g., continuously) along the upper surface of thefirst fin protrusion 100P, the sidewall of the firstactive pattern 110, and the sidewall of the secondactive pattern 120. - For example, the first
inner spacer 134 may extend along a profile of thefirst fin protrusion 100P, a profile of the firstgate insulation layer 152, a profile of the firstactive pattern 110, and a profile of the secondactive pattern 120. Thus, the firstinner spacer 134 may be interposed between the firstactive pattern 110 and each of the firstepitaxial patterns 140 and between the secondactive pattern 120 and each of the firstepitaxial patterns 140. - In some embodiments, the
first epitaxial layer 142 of each of the firstepitaxial patterns 140 may extend along a profile of the firstinner spacer 134. In other embodiments, thefirst epitaxial layer 142 may be omitted. - In some embodiments, the first
inner spacer 134 may include an impurity. For example, when the semiconductor device is a PMOS transistor, the firstinner spacer 134 may include a p-type impurity. In this case, a junction region of the PMOS transistor may be adjusted depending on a concentration of the p-type impurity in the firstinner spacer 134. -
FIG. 9 is a perspective view of a semiconductor device according to example embodiments.FIG. 10 is a cross-sectional view taken along lines C-C′ and D-D′ ofFIG. 9 . InFIGS. 9 and 10 , the same numerals are used to denote the same elements as shown inFIGS. 1 to 4 . - Referring to
FIGS. 9 and 10 , in a semiconductor device according to example embodiments, thesubstrate 100 includes a first region I and a second region II. The first region I and the second region II may be spaced apart from or be connected to each other. Transistors of the same conductive type or transistors of different conductive types may be formed on the first region I and the second region II. - The first region I and the second region II may each be, e.g., a logic region, an SRAM region, or an input/output (IO) region. For example, the first region I and the second region II may be regions on which semiconductor devices for performing the same function or different functions are disposed.
- In some embodiments, the semiconductor device on the first region I is the same as that described with reference to
FIGS. 1 to 4 , and thus a detailed description thereof is omitted. - The semiconductor device on the second region II includes a
second fin protrusion 200P, a thirdactive pattern 210, a fourthactive pattern 220, asecond gate structure 250,second gate spacers 230, and secondepitaxial patterns 240. - The
second fin protrusion 200P may protrude from the upper surface of thesubstrate 100 and extend lengthwise in a fourth direction X2. Thesecond fin protrusion 200P may be formed by etching a portion of thesubstrate 100 or may be an epitaxial layer grown from thesubstrate 100. - The third
active pattern 210 may be formed on thesubstrate 100. The thirdactive pattern 210 may be spaced apart from thesubstrate 100. The thirdactive pattern 210 may extend in the fourth direction X2. - The fourth
active pattern 220 may be formed on the thirdactive pattern 210 and be spaced apart from the thirdactive pattern 210. The fourthactive pattern 220 may extend in the fourth direction X2. - The third
active pattern 210 and the fourthactive pattern 220 may include the same material as or a different material from the firstactive pattern 110 and the secondactive pattern 120. - The
second gate structure 250 includes a secondgate insulation layer 252 and asecond gate electrode 254. - The
second gate electrode 254 may be formed on thesubstrate 100. Thesecond gate electrode 254 may intersect the thirdactive pattern 210 and the fourthactive pattern 220. Thesecond gate electrode 254 may extend lengthwise in a fifth direction Y2. - The
second gate electrode 254 may surround the thirdactive pattern 210 and the fourthactive pattern 220. The thirdactive pattern 210 and the fourthactive pattern 220 may penetrate or extend through thesecond gate electrode 254. - The
second gate spacers 230 may be disposed on sidewalls of thesecond gate electrode 254. Thesecond gate spacers 230 may define a second trench TR2 crossing the thirdactive pattern 210 and the fourthactive pattern 220. - The
second gate spacers 230 may be disposed on opposite end portions of the thirdactive pattern 210 and/or the fourthactive pattern 220. In some embodiments, the thirdactive pattern 210 and the fourthactive pattern 220 may penetrate or extend through thesecond gate spacers 230. In some embodiments, thesecond gate spacers 230 may not include an inner spacer. - The second
gate insulation layer 252 may be interposed between the thirdactive pattern 210 and thesecond gate electrode 254 and between the fourthactive pattern 220 and thesecond gate electrode 254. The secondgate insulation layer 252 may surround the thirdactive pattern 210 and the fourthactive pattern 220. The secondgate insulation layer 252 may be formed on the upper surface of thefield insulation layer 105 and an upper surface of thesecond fin protrusion 200P. - The second
gate insulation layer 252 may extend along inner sidewalls of thesecond gate spacers 230. For example, the secondgate insulation layer 252 may extend along sidewalls and a lower surface of the second trench TR2. - The second
epitaxial patterns 240 may be formed on opposite sides of thesecond gate electrode 254. The secondepitaxial patterns 240 may contact the thirdactive pattern 210, the fourthactive pattern 220, and the secondgate insulation layer 252. For example, the secondepitaxial patterns 240 may be formed on sidewalls of the thirdactive pattern 210, sidewalls of the fourthactive pattern 220, and an outer surface of the secondgate insulation layer 252. - In some embodiments, each of the second
epitaxial patterns 240 may include multiple layers. For example, each of the secondepitaxial patterns 240 may include athird epitaxial layer 242 and afourth epitaxial layer 244 that are sequentially formed on thesubstrate 100. - In some embodiments, the transistors on the first region I and the second region II may be PMOS transistors. For example, each of the first
epitaxial patterns 140 and the secondepitaxial patterns 240 may include a p-type impurity. - In some embodiments, the first
epitaxial patterns 140 and the secondepitaxial patterns 240 may include a semiconductor material at different concentrations. For example, the firstepitaxial patterns 140 and the secondepitaxial patterns 240 may include silicon germanium (SiGe). In some embodiment, a germanium concentration in each of the firstepitaxial patterns 140 may be higher than that in each of the secondepitaxial patterns 240. In some embodiments, the germanium concentration in thefirst epitaxial layer 142 may be higher than that in thethird epitaxial layer 242. - When the semiconductor device is a PMOS transistor, the source/drain region including germanium at a high concentration may be damaged during the removal process of the sacrificial layers (see, e.g., 2001 of
FIG. 16 ). In semiconductor devices according to example embodiments, the firstepitaxial patterns 140 may be prevented from being damaged by using thefirst gate spacers 130 including the semiconductor material layer similar to the channel region (e.g., the first and secondactive patterns 110 and 120). -
FIG. 11 is a perspective view of a semiconductor device according to example embodiments.FIG. 12 is a cross-sectional view taken along lines E-E′ and F-F′ ofFIG. 11 . InFIGS. 11 and 12 , the same numerals are used to denote the same elements as shown inFIGS. 1 to 4, 9, and 10 . - Referring to
FIGS. 11 and 12 , in a semiconductor device according to example embodiments, each of thesecond gate spacers 230 may include a secondouter spacer 232 and a secondinner spacer 234. - The second
inner spacer 234 may be formed on a sidewall of thesecond gate electrode 254 surrounding the thirdactive pattern 210 and the fourthactive pattern 220. The secondouter spacer 232 may be formed on the secondinner spacer 234. The secondouter spacer 232 may be formed on the fourthactive pattern 220. - The second
inner spacer 234 nay be formed between thesecond fin protrusion 200P and the thirdactive pattern 210 and between the thirdactive pattern 210 and the fourthactive pattern 220. - In some embodiments, the transistors on the first region I and the second region II may be NMOS transistors. For example, each of the first
epitaxial patterns 140 and the secondepitaxial patterns 240 may include an n-type impurity. - In some embodiments, the first
inner spacer 134 may include a semiconductor material layer similar to the firstactive pattern 110 and the secondactive pattern 120. The secondinner spacer 234 may include an insulating material layer. - For example, when the first
active pattern 110 and the secondactive pattern 120 include silicon (Si), the firstinner spacer 134 may include silicon (Si) or silicon germanium (SiGe). For example, when the firstactive pattern 110 and the secondactive pattern 120 include silicon germanium (SiGe), germanium (Ge), the firstinner spacer 134 may include silicon germanium (SiGe), germanium (Ge). - The second
inner spacer 234 may include, e.g., a low-k dielectric material, silicon nitride, silicon oxynitride, silicon oxide, silicon oxycarbonitride, or combinations thereof. The low-k dielectric material may have a lower dielectric constant than that of silicon oxide. - In semiconductor devices according to example embodiments, for example, stacking faults in the source/drain region of the transistor that is on, e.g., the first region I may be reduced or prevented, and the parasitic capacitance between the gate electrode and the source/drain region of the transistor that is on, e.g., the second region II may be reduced or prevented.
-
FIG. 13 is a perspective view of a semiconductor device according to example embodiments.FIGS. 14 and 15 are cross-sectional views taken along lines G-G′ and H-H′ ofFIG. 13 . InFIGS. 13 to 15 , the same numerals are used to denote the same elements as shown inFIGS. 1 to 4, and 9 to 12 . - Referring to
FIGS. 13 and 14 , in a semiconductor device according to example embodiments, a transistor on the first region I is a PMOS transistor, and a transistor on the second region II is an NMOS transistor. For example, the firstepitaxial patterns 140 may include a p-type impurity. The secondepitaxial patterns 240 may include an n-type impurity. - In some embodiments, the first
inner spacer 134 may include a first semiconductor material layer similar to the firstactive pattern 110 and the secondactive pattern 120, and the secondinner spacer 234 may include a second semiconductor material layer similar to the thirdactive pattern 210 and the fourthactive pattern 220. - For example, when the first
active pattern 110 and the secondactive pattern 120 include silicon (Si), the firstinner spacer 134 may include silicon (Si) or silicon germanium (SiGe). For example, when the firstactive pattern 110 and the secondactive pattern 120 include silicon germanium (SiGe) or germanium (Ge), the firstinner spacer 134 may include silicon germanium (SiGe) or germanium (Ge). - For example, when the third
active pattern 210 and the fourthactive pattern 220 include silicon (Si), the secondinner spacer 234 may include silicon (Si) or silicon germanium (SiGe). For example, when the thirdactive pattern 210 and the fourthactive pattern 220 include silicon germanium (SiGe) or germanium (Ge), the secondinner spacer 234 may include silicon germanium (SiGe) or germanium (Ge), - Referring to
FIGS. 13 and 15 , in a semiconductor device according to example embodiments, a transistor on the first region I is a PMOS transistor, and a transistor on the second transistor II is an NMOS transistor. For example, the firstepitaxial patterns 140 may include a p-type impurity. The secondepitaxial patterns 240 may include an n-type impurity. - In some embodiments, the first
inner spacer 134 may include a first semiconductor material layer similar to the firstactive pattern 110 and the secondactive pattern 120, and the secondinner spacer 234 may include an insulating material layer. - For example, when the first
active pattern 110 and the secondactive pattern 120 include silicon (Si), the firstinner spacer 134 may include silicon (Si) or silicon germanium (SiGe). For example, when the firstactive pattern 110 and the secondactive pattern 120 include silicon germanium (SiGe) or germanium (Ge), the firstinner spacer 134 may include silicon germanium (SiGe) or germanium (Ge). - For example, the second
inner spacer 234 may include, e.g., a low-k dielectric material, silicon nitride, silicon oxynitride, silicon oxide, silicon oxycarbonitride, or combinations thereof. The low-k dielectric material may have a lower dielectric constant than that of silicon oxide. -
FIGS. 16 to 29 are views illustrating example stages or operations in a method of manufacturing an image sensor according to example embodiments.FIGS. 17, 19, 21, and 23 to 28 are cross-sectional views taken along line A-A′ ofFIG. 16 .FIGS. 18, 20, 22, and 29 are cross-sectional views taken along line B-B′ ofFIG. 16 . InFIGS. 16 to 29 , the same numerals are used to denote the same elements as shown inFIGS. 1 to 15 . - Referring to
FIGS. 16 to 18 , asemiconductor stack layer 2000 including thesacrificial layers 2001 and theactive layers 2002 that are alternately stacked is formed on thesubstrate 100. Theactive layers 2002 may include a material having an etch selectivity with respect to thesacrificial layers 2001. Thesacrificial layers 2001 and theactive layers 2002 may be formed by an epitaxial growth process. - Referring to
FIGS. 16 and 18 , twosacrificial layers 2001 and twoactive layers 2002 are formed on thesubstrate 100. However, the number of thesacrificial layers 2001 and the number of theactive layers 2002 are not limited thereto. In addition, the stacked order of thesacrificial layers 2001 and theactive layers 2002 may be varied. For example, in thesemiconductor stack layer 2000, one of theactive layers 2002 may be disposed at an uppermost level, as shown in the drawings. In some embodiments, one of thesacrificial layers 2001 may be disposed at the uppermost level in thesemiconductor stack layer 2000. - A
first mask pattern 2101 may be formed on thesemiconductor stack layer 2000. Thefirst mask pattern 2101 may extend lengthwise in the first direction X1. - Referring to
FIGS. 19 and 20 , thesemiconductor stack layer 2000 and thesubstrate 100 are etched using thefirst mask pattern 2101 as an etch mask. Thus, a fin structure F1 may be formed on thesubstrate 100. - The
sacrificial layers 2001 may be etched to form a firstsacrificial pattern 112 and a secondsacrificial pattern 122 that extend lengthwise in the first direction X1. Theactive layers 2002 may be etched to form the firstactive pattern 110 and a secondactive pattern 120 that extend lengthwise in the first direction X1. - The fin structure F1 includes the
first fin protrusion 100P, the firstsacrificial pattern 112, the firstactive pattern 110, the secondsacrificial pattern 122, and the secondactive pattern 120 that are sequentially stacked. - Referring to
FIGS. 21 and 22 , thefield insulation layer 105 is formed on thesubstrate 100 and cover at least a portion of a sidewall of the fin structure F1. During the process of forming thefield insulation layer 105, thefirst mask pattern 2101 may be removed. - A
dummy gate electrode 150D is formed on the fin structure F1. Thedummy gate electrode 150D may intersect the fin structure F1 and extend lengthwise in the second direction Y1. Thedummy gate electrode 150D may be formed using asecond mask pattern 2102 as an etch mask. Even though not shown in the drawing, a dummy gate insulation layer or a fin structure protection layer may be further formed between thedummy gate electrode 150D and the fin structure F1. -
Preliminary gate spacers 130P are formed on sidewalls of thedummy gate electrode 150D. - Referring to
FIG. 23 , the fin structure F1 is etched using thedummy gate electrode 150D and thepreliminary gate spacers 130P as an etch mask. - Thus, a portion of the first
sacrificial pattern 112, a portion of the firstactive pattern 110, a portion of the secondsacrificial pattern 122, and a portion of the secondactive pattern 120 may be removed. In some embodiments, an undercut region may be formed in the fin structure F1. For example, the undercut region may be formed under thedummy gate electrode 150D and thepreliminary gate spacers 130P. - In some embodiments, when the fin structure F1 is etched, the upper surface of the
first fin protrusion 100P may be exposed. In some embodiments, when the fin structure F1 is etched, a portion of thefirst fin protrusion 100P may be etched. - Referring to
FIG. 24 , sidewalls of the firstsacrificial pattern 112 and sidewalls of the secondsacrificial pattern 122 are selectively recessed. - For example, when the fin structure F1 is etched, the sidewalls of the first
sacrificial pattern 112 and sidewalls of the firstactive pattern 110, the sidewalls of the secondsacrificial pattern 122, and sidewalls of the secondactive pattern 120 may be exposed. At this time, the exposed sidewalls of the firstsacrificial pattern 112 and the exposed sidewalls of the secondsacrificial pattern 122 are selectively recessed. - Since the first
active pattern 110 and the secondactive pattern 120 include the material having the etch selectivity with respect to the firstsacrificial pattern 112 and the secondsacrificial pattern 122, the firstsacrificial pattern 112 and the secondsacrificial pattern 122 may be selectively etched. - Thus, a first recess RC1 is formed on the sidewalls of the first
sacrificial pattern 112, between thefirst fin protrusion 100P and the firstactive pattern 110. Additionally, a second recess RC2 is formed on the sidewalls of the secondsacrificial pattern 122, between the firstactive pattern 110 and the secondactive pattern 120. The sidewalls of the firstsacrificial pattern 112 and the sidewalls of the secondsacrificial pattern 122 on which the first recess RC1 and the second recess RC2 are formed may be flat or planar as shown in the drawing, but are not limited thereto. For example, the sidewalls of the firstsacrificial pattern 112 and the sidewalls of the secondsacrificial pattern 122 may have a concave or other curved shape depending on the recess process. - Referring to
FIG. 25 , aninner spacer layer 134L including a material similar to the firstactive pattern 110 and the secondactive pattern 120 is formed on thesubstrate 100. For example, theinner spacer layer 134L including a semiconductor material may be formed on thesubstrate 100. - For example, when the first
active pattern 110 and the secondactive pattern 120 include silicon (Si), theinner spacer layer 134L may include silicon (Si) or silicon germanium (SiGe). In this case, a silicon concentration in theinner spacer layer 134L may be higher than that in each of the firstactive pattern 110 and the secondactive pattern 120. In some embodiments, a silicon concentration in theinner spacer layer 134L may be higher than that in each of the firstsacrificial pattern 112 and the secondsacrificial pattern 122 - For example, when the first
active pattern 110 and the secondactive pattern 120 are silicon germanium (SiGe) or germanium (Ge), theinner spacer layer 134L may include silicon germanium (SiGe) or germanium (Ge). In this case, a germanium concentration in theinner spacer layer 134L may be higher than that in each of the firstactive pattern 110 and the secondactive pattern 120. In some embodiments, a germanium concentration in theinner spacer layer 134L may be higher than that in each of the firstsacrificial pattern 112 and the secondsacrificial pattern 122. - The
inner spacer layer 134L may extend along the upper surface of thefirst fin protrusion 100P, the sidewalls of the firstsacrificial pattern 112, the sidewalls of the firstactive pattern 110, the sidewalls of the secondsacrificial pattern 122, and the sidewalls of the secondactive pattern 120. For example, theinner spacer layer 134L may extend along profiles of thefirst fin protrusion 100P, the firstsacrificial pattern 112, the firstactive pattern 110, the secondsacrificial pattern 122, and the secondactive pattern 120. - The
inner spacer layer 134L may be formed by, e.g., an epitaxial growth process, but is not limited thereto. For example, theinner spacer layer 134L may be formed by a deposition process. Theinner spacer layer 134L may be formed of a single layer, but is not limited thereto. In some embodiments, theinner spacer layer 134L may be formed of multiple layers that include a semiconductor material at different concentrations. In some embodiments, theinner spacer layer 134L may include a multiple layered structure in which at least one insulation material layer and at least one semiconductor material layer are sequentially stacked. - Referring to
FIG. 26 , a portion of theinner spacer layer 134L on the sidewalls of the first and secondactive patterns first gate spacers 130, each of which includes the firstouter spacer 132 and the firstinner spacer 134, are formed. - The removal process of the portion of the
inner spacer layer 134L on the sidewalls of the first and secondactive patterns dummy gate electrode 150D and thepreliminary gate spacers 130P as an etch mask. The above etching process may include, e.g., a gas phase reaction etching process, a plasma etching process, and/or a wet etching process. In addition, by the above etching process, a portion of theinner spacer layer 134L on the upper surface of thefirst fin protrusion 100P may be removed. - Opposite sidewalls of the first
inner spacer 134 may be flat or planar, but are not limited thereto. For example, when the sidewalls of the firstsacrificial pattern 112 including the first recess RC1 have the concave curved shape, the sidewall of the firstinner spacer 134 adjacent to the firstsacrificial pattern 112 may have a convex curved shape. In addition, when the sidewalls of the secondsacrificial pattern 122 including the second recess RC2 have the concave curved shape, the sidewall of the firstinner spacer 134 adjacent to the secondsacrificial pattern 122 may have a convex curved shape. - Referring to
FIG. 27 , the firstepitaxial patterns 140 are formed on opposite sides of thedummy gate electrode 150D. - For example, each of the first
epitaxial patterns 140 may be formed by being grown from thefirst fin protrusion 100P, the firstactive pattern 110, the secondactive pattern 120, and the firstinner spacer 134 using an epitaxial growth process. Thus, each of the firstepitaxial patterns 140 may contact the firstactive pattern 110, the secondactive pattern 120, and the firstinner spacer 134. - In some embodiments, each of the first
epitaxial patterns 140 may include multiple layers. For example, each of the firstepitaxial patterns 140 may include thefirst epitaxial layer 142 and thesecond epitaxial layer 144. - The
interlayer insulation layer 160 is formed on thesubstrate 100 to cover the firstepitaxial patterns 140. Thedummy gate electrode 150D may be exposed by theinterlayer insulation layer 160. - For example, the
interlayer insulation layer 160 may be formed to cover the firstepitaxial patterns 140 and then may be planarized until an upper surface of thedummy gate electrode 150D is exposed. - The
second mask pattern 2102 may be removed during the formation of theinterlayer insulation layer 160. - Referring to
FIGS. 28 and 29 , thedummy gate electrode 150D, the firstsacrificial pattern 112, and the secondsacrificial pattern 122 are removed. Thus, the first trench TR1 extending lengthwise in the second direction Y1 may be formed. The firstactive pattern 110 and the secondactive pattern 120 may also be exposed. - The first
active pattern 110 may be spaced apart from thefirst fin protrusion 100P. The secondactive pattern 120 may be spaced apart from the firstactive pattern 110. - Referring again to
FIGS. 1 to 4 , the firstgate insulation layer 152 and thefirst gate electrode 154 are formed in the first trench TR1. - The
first gate electrode 154 may be formed of a single layer, but is not limited to thereto. In some embodiments, thefirst gate electrode 154 may be formed of multiple layers. For example, thefirst gate electrode 154 may include a work function control conductive layer and a filling conductive layer in a space formed by the work function control conductive layer. - While the present inventive concepts have been shown and described with reference to example embodiments thereof, it will be understood by those of ordinary skill in the art that various changes in form and details may be made thereto without departing from the spirit and scope of the present inventive concepts as set forth by the following claims.
Claims (21)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/038,004 US11705503B2 (en) | 2017-12-27 | 2020-09-30 | Semiconductor device including non-sacrificial gate spacers and method of fabricating the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2017-0180511 | 2017-12-27 | ||
KR1020170180511A KR102471539B1 (en) | 2017-12-27 | 2017-12-27 | Semiconductor device and method for fabricating the same |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/038,004 Division US11705503B2 (en) | 2017-12-27 | 2020-09-30 | Semiconductor device including non-sacrificial gate spacers and method of fabricating the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20190198639A1 true US20190198639A1 (en) | 2019-06-27 |
Family
ID=66951484
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/037,922 Abandoned US20190198639A1 (en) | 2017-12-27 | 2018-07-17 | Semiconductor device and method of fabricating the same |
US17/038,004 Active US11705503B2 (en) | 2017-12-27 | 2020-09-30 | Semiconductor device including non-sacrificial gate spacers and method of fabricating the same |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/038,004 Active US11705503B2 (en) | 2017-12-27 | 2020-09-30 | Semiconductor device including non-sacrificial gate spacers and method of fabricating the same |
Country Status (3)
Country | Link |
---|---|
US (2) | US20190198639A1 (en) |
KR (1) | KR102471539B1 (en) |
CN (1) | CN109980012A (en) |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20200105871A1 (en) * | 2018-09-28 | 2020-04-02 | Intel Corporation | Gate-all-around integrated circuit structures having vertically discrete source or drain structures |
US20200168742A1 (en) * | 2018-11-27 | 2020-05-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Gate-All-Around Structure and Methods of Forming the Same |
US20210242327A1 (en) * | 2020-01-30 | 2021-08-05 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor Device and Method |
US20210273098A1 (en) * | 2020-02-27 | 2021-09-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor Device and Method |
US20210280486A1 (en) * | 2020-03-03 | 2021-09-09 | Taiwan Semiconductor Manufacturing Co., Ltd. | Passivation layers for semiconductor devices |
US20210351084A1 (en) * | 2018-10-19 | 2021-11-11 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and method |
US11233149B2 (en) * | 2020-03-03 | 2022-01-25 | Taiwan Semiconductor Manufacturing Co., . Ltd. | Spacer structures for semiconductor devices |
US11462536B2 (en) * | 2018-09-28 | 2022-10-04 | Intel Corporation | Integrated circuit structures having asymmetric source and drain structures |
US11476166B2 (en) * | 2019-07-30 | 2022-10-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Nano-sheet-based complementary metal-oxide-semiconductor devices with asymmetric inner spacers |
US20230018480A1 (en) * | 2021-07-16 | 2023-01-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device structure and method for forming the same |
US11626494B2 (en) | 2020-06-17 | 2023-04-11 | Taiwan Semiconductor Manufacturing Co., Ltd. | Epitaxial backside contact |
US11664420B2 (en) | 2019-12-26 | 2023-05-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method |
TWI820735B (en) * | 2021-06-24 | 2023-11-01 | 台灣積體電路製造股份有限公司 | Semiconductor device and method of manufacturing the same |
US11901439B2 (en) | 2020-01-30 | 2024-02-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and method |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11545500B2 (en) * | 2020-08-12 | 2023-01-03 | Taiwan Semiconductor Manufacturing Co., Ltd. | Three-dimensional memory device and method |
KR102459732B1 (en) * | 2021-05-13 | 2022-10-27 | (재)한국나노기술원 | Manufacturing method of semiconductor device with gate-all-around channel |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170141188A1 (en) * | 2015-11-16 | 2017-05-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Structure and formation method of semiconductor device structure |
US20170154958A1 (en) * | 2015-11-30 | 2017-06-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
US9755017B1 (en) * | 2016-03-01 | 2017-09-05 | International Business Machines Corporation | Co-integration of silicon and silicon-germanium channels for nanosheet devices |
US20180151378A1 (en) * | 2016-11-29 | 2018-05-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFET Device and Method of Forming |
US20180254329A1 (en) * | 2017-03-01 | 2018-09-06 | International Business Machines Corporation | Nanosheet mosfet with partial release and source/drain epitaxy |
US20190058053A1 (en) * | 2015-12-21 | 2019-02-21 | Intel Corporation | Low band gap semiconductor devices having reduced gate induced drain leakage (gidl) and their methods of fabrication |
US20190067452A1 (en) * | 2017-08-31 | 2019-02-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Structure and formation method of semiconductor device structure with nanowires |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100585157B1 (en) | 2004-09-07 | 2006-05-30 | 삼성전자주식회사 | Metal-Oxide-Semiconductor transistor comprising multiple wire bridge channels and method of manufacturing the same |
JP2011029503A (en) * | 2009-07-28 | 2011-02-10 | Toshiba Corp | Semiconductor device |
US8361847B2 (en) | 2011-01-19 | 2013-01-29 | International Business Machines Corporation | Stressed channel FET with source/drain buffers |
US8679902B1 (en) | 2012-09-27 | 2014-03-25 | International Business Machines Corporation | Stacked nanowire field effect transistor |
WO2014142952A1 (en) | 2013-03-15 | 2014-09-18 | Intel Corporation | Nanowire transistor with underlayer etch stops |
US9570609B2 (en) | 2013-11-01 | 2017-02-14 | Samsung Electronics Co., Ltd. | Crystalline multiple-nanosheet strained channel FETs and methods of fabricating the same |
US9263580B2 (en) * | 2014-03-24 | 2016-02-16 | Globalfoundries Inc. | Methods of forming isolated channel regions for a FinFET semiconductor device and the resulting device |
US9577100B2 (en) | 2014-06-16 | 2017-02-21 | Globalfoundries Inc. | FinFET and nanowire semiconductor devices with suspended channel regions and gate structures surrounding the suspended channel regions |
US9502518B2 (en) | 2014-06-23 | 2016-11-22 | Stmicroelectronics, Inc. | Multi-channel gate-all-around FET |
US9647098B2 (en) | 2014-07-21 | 2017-05-09 | Samsung Electronics Co., Ltd. | Thermionically-overdriven tunnel FETs and methods of fabricating the same |
US9391176B2 (en) * | 2014-10-23 | 2016-07-12 | Globalfoundries Inc. | Multi-gate FETs having corrugated semiconductor stacks and method of forming the same |
US9425298B2 (en) | 2015-01-22 | 2016-08-23 | International Business Machines Corporation | Lateral bipolar transistor |
US9343300B1 (en) | 2015-04-15 | 2016-05-17 | Globalfoundries Inc. | Methods of forming source/drain regions for a PMOS transistor device with a germanium-containing channel region |
KR102367408B1 (en) | 2016-01-04 | 2022-02-25 | 삼성전자주식회사 | Sram device including a channel region having a plurality of sheets |
KR102360333B1 (en) * | 2016-02-18 | 2022-02-08 | 삼성전자주식회사 | Semiconductor device |
US10217817B2 (en) | 2016-01-27 | 2019-02-26 | International Business Machines Corporation | Sacrificial layer for channel surface retention and inner spacer formation in stacked-channel FETs |
US9653547B1 (en) | 2016-03-17 | 2017-05-16 | International Business Machines Corporation | Integrated etch stop for capped gate and method for manufacturing the same |
US9704863B1 (en) | 2016-09-09 | 2017-07-11 | International Business Machines Corporation | Forming a hybrid channel nanosheet semiconductor structure |
-
2017
- 2017-12-27 KR KR1020170180511A patent/KR102471539B1/en active IP Right Grant
-
2018
- 2018-07-17 US US16/037,922 patent/US20190198639A1/en not_active Abandoned
- 2018-11-30 CN CN201811462559.0A patent/CN109980012A/en active Pending
-
2020
- 2020-09-30 US US17/038,004 patent/US11705503B2/en active Active
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170141188A1 (en) * | 2015-11-16 | 2017-05-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Structure and formation method of semiconductor device structure |
US20170154958A1 (en) * | 2015-11-30 | 2017-06-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and manufacturing method thereof |
US20190058053A1 (en) * | 2015-12-21 | 2019-02-21 | Intel Corporation | Low band gap semiconductor devices having reduced gate induced drain leakage (gidl) and their methods of fabrication |
US9755017B1 (en) * | 2016-03-01 | 2017-09-05 | International Business Machines Corporation | Co-integration of silicon and silicon-germanium channels for nanosheet devices |
US20180151378A1 (en) * | 2016-11-29 | 2018-05-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFET Device and Method of Forming |
US20180254329A1 (en) * | 2017-03-01 | 2018-09-06 | International Business Machines Corporation | Nanosheet mosfet with partial release and source/drain epitaxy |
US20190067452A1 (en) * | 2017-08-31 | 2019-02-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Structure and formation method of semiconductor device structure with nanowires |
Cited By (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20200105871A1 (en) * | 2018-09-28 | 2020-04-02 | Intel Corporation | Gate-all-around integrated circuit structures having vertically discrete source or drain structures |
US11527612B2 (en) * | 2018-09-28 | 2022-12-13 | Intel Corporation | Gate-all-around integrated circuit structures having vertically discrete source or drain structures |
US11462536B2 (en) * | 2018-09-28 | 2022-10-04 | Intel Corporation | Integrated circuit structures having asymmetric source and drain structures |
US20210351084A1 (en) * | 2018-10-19 | 2021-11-11 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and method |
US11823958B2 (en) * | 2018-10-19 | 2023-11-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method |
US11637207B2 (en) | 2018-11-27 | 2023-04-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Gate-all-around structure and methods of forming the same |
US20200168742A1 (en) * | 2018-11-27 | 2020-05-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Gate-All-Around Structure and Methods of Forming the Same |
US10923598B2 (en) * | 2018-11-27 | 2021-02-16 | Taiwan Semiconductor Manufacturing Co., Ltd. | Gate-all-around structure and methods of forming the same |
US11476166B2 (en) * | 2019-07-30 | 2022-10-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Nano-sheet-based complementary metal-oxide-semiconductor devices with asymmetric inner spacers |
US11901411B2 (en) | 2019-12-26 | 2024-02-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method |
US11664420B2 (en) | 2019-12-26 | 2023-05-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method |
US11444177B2 (en) * | 2020-01-30 | 2022-09-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and method |
US20210242327A1 (en) * | 2020-01-30 | 2021-08-05 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor Device and Method |
US11901439B2 (en) | 2020-01-30 | 2024-02-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and method |
US20210273098A1 (en) * | 2020-02-27 | 2021-09-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor Device and Method |
US11264502B2 (en) * | 2020-02-27 | 2022-03-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method |
US11233149B2 (en) * | 2020-03-03 | 2022-01-25 | Taiwan Semiconductor Manufacturing Co., . Ltd. | Spacer structures for semiconductor devices |
US11695055B2 (en) * | 2020-03-03 | 2023-07-04 | Taiwan Semiconductor Manufacturing Co., Ltd. | Passivation layers for semiconductor devices |
US11881530B2 (en) | 2020-03-03 | 2024-01-23 | Taiwan Semiconductor Manufacturing Co., Ltd. | Spacer structures for semiconductor devices |
US20210280486A1 (en) * | 2020-03-03 | 2021-09-09 | Taiwan Semiconductor Manufacturing Co., Ltd. | Passivation layers for semiconductor devices |
US11929422B2 (en) | 2020-03-03 | 2024-03-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | Passivation layers for semiconductor devices |
US11626494B2 (en) | 2020-06-17 | 2023-04-11 | Taiwan Semiconductor Manufacturing Co., Ltd. | Epitaxial backside contact |
TWI820735B (en) * | 2021-06-24 | 2023-11-01 | 台灣積體電路製造股份有限公司 | Semiconductor device and method of manufacturing the same |
US20230018480A1 (en) * | 2021-07-16 | 2023-01-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device structure and method for forming the same |
Also Published As
Publication number | Publication date |
---|---|
US20210013324A1 (en) | 2021-01-14 |
CN109980012A (en) | 2019-07-05 |
KR102471539B1 (en) | 2022-11-25 |
KR20190078818A (en) | 2019-07-05 |
US11705503B2 (en) | 2023-07-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11705503B2 (en) | Semiconductor device including non-sacrificial gate spacers and method of fabricating the same | |
US11670680B2 (en) | Semiconductor devices | |
US10461195B2 (en) | Semiconductor devices | |
US10181427B2 (en) | Semiconductor devices and methods for fabricating the same | |
US11967595B2 (en) | Semiconductor devices with nanowires and methods for fabricating the same | |
KR101795870B1 (en) | Fets and methods of forming fets | |
KR102429611B1 (en) | Method for fabricating semiconductor device | |
KR102343209B1 (en) | Semiconductor device | |
CN107039436B (en) | Semiconductor device and method for manufacturing the same | |
KR20200017281A (en) | Semiconductor devices | |
US10811541B2 (en) | Semiconductor device having germanium containing active pattern and method for fabricating the same | |
US10714599B2 (en) | Semiconductor device and method for fabricating the same | |
US20190295889A1 (en) | Semiconductor device including self-aligned contact and method of fabricating the semiconductor device | |
US20230411517A1 (en) | Semiconductor devices | |
KR20180115416A (en) | Semiconductor device | |
KR20220115841A (en) | Semiconductor device and method | |
US10790282B2 (en) | Semiconductor devices | |
KR102418061B1 (en) | Semiconductor device | |
CN111312801A (en) | Semiconductor device including narrow active pattern | |
CN111029405A (en) | Semiconductor device with a plurality of transistors | |
US20230145260A1 (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KIM, JIN BUM;KIM, MUN HYEON;PARK, TAE JIN;AND OTHERS;REEL/FRAME:046375/0042 Effective date: 20180629 Owner name: RESEARCH & BUSINESS FOUNDATION SUNGKYUNKWAN UNIVER Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KIM, HYOUNG SUB;REEL/FRAME:046375/0120 Effective date: 20180628 |
|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE SECOND ASSIGNOR'S NAME PREVIOUSLY RECORDED AT REEL: 046375 FRAME: 0042. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNORS:KIM, JIN BUM;KIM, MUNHYEON;PARK, TAE JIN;AND OTHERS;REEL/FRAME:046975/0001 Effective date: 20180629 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |