US20190157449A1 - Semiconductor Device Having Contact Trenches Extending from Opposite Sides of a Semiconductor Body - Google Patents
Semiconductor Device Having Contact Trenches Extending from Opposite Sides of a Semiconductor Body Download PDFInfo
- Publication number
- US20190157449A1 US20190157449A1 US16/235,550 US201816235550A US2019157449A1 US 20190157449 A1 US20190157449 A1 US 20190157449A1 US 201816235550 A US201816235550 A US 201816235550A US 2019157449 A1 US2019157449 A1 US 2019157449A1
- Authority
- US
- United States
- Prior art keywords
- contact
- contact trench
- semiconductor
- semiconductor body
- conductive material
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 296
- 239000004020 conductor Substances 0.000 claims abstract description 83
- 239000000463 material Substances 0.000 claims description 40
- 210000000746 body region Anatomy 0.000 claims description 16
- 229910052751 metal Inorganic materials 0.000 claims description 12
- 239000002184 metal Substances 0.000 claims description 12
- 229910052718 tin Inorganic materials 0.000 claims description 6
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 claims description 4
- 229910052782 aluminium Inorganic materials 0.000 claims description 4
- 229910016570 AlCu Inorganic materials 0.000 claims description 3
- -1 AlSiCu Inorganic materials 0.000 claims description 3
- 229910001092 metal group alloy Inorganic materials 0.000 claims description 3
- 239000002019 doping agent Substances 0.000 claims 1
- 239000010410 layer Substances 0.000 description 114
- 238000000034 method Methods 0.000 description 50
- 239000000758 substrate Substances 0.000 description 47
- 230000008569 process Effects 0.000 description 37
- 238000005530 etching Methods 0.000 description 11
- 238000002955 isolation Methods 0.000 description 11
- 238000004519 manufacturing process Methods 0.000 description 11
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 10
- 238000005229 chemical vapour deposition Methods 0.000 description 10
- 230000015572 biosynthetic process Effects 0.000 description 9
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 7
- 230000008901 benefit Effects 0.000 description 7
- 239000010949 copper Substances 0.000 description 7
- 229910052710 silicon Inorganic materials 0.000 description 7
- 239000010703 silicon Substances 0.000 description 7
- 239000003989 dielectric material Substances 0.000 description 6
- 230000005669 field effect Effects 0.000 description 6
- 238000005240 physical vapour deposition Methods 0.000 description 6
- 229910052681 coesite Inorganic materials 0.000 description 5
- 229910052802 copper Inorganic materials 0.000 description 5
- 229910052906 cristobalite Inorganic materials 0.000 description 5
- 238000000151 deposition Methods 0.000 description 5
- 238000009792 diffusion process Methods 0.000 description 5
- 238000000059 patterning Methods 0.000 description 5
- 239000000377 silicon dioxide Substances 0.000 description 5
- 229910052682 stishovite Inorganic materials 0.000 description 5
- 229910052905 tridymite Inorganic materials 0.000 description 5
- 238000000231 atomic layer deposition Methods 0.000 description 4
- 230000008021 deposition Effects 0.000 description 4
- 238000009826 distribution Methods 0.000 description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 4
- 229920005591 polysilicon Polymers 0.000 description 4
- 238000005476 soldering Methods 0.000 description 4
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 3
- 230000004888 barrier function Effects 0.000 description 3
- 230000000903 blocking effect Effects 0.000 description 3
- 239000002800 charge carrier Substances 0.000 description 3
- 238000004070 electrodeposition Methods 0.000 description 3
- 230000017525 heat dissipation Effects 0.000 description 3
- 238000005468 ion implantation Methods 0.000 description 3
- 229910052709 silver Inorganic materials 0.000 description 3
- 229910052721 tungsten Inorganic materials 0.000 description 3
- 239000011800 void material Substances 0.000 description 3
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- 229910008599 TiW Inorganic materials 0.000 description 2
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 2
- 239000002041 carbon nanotube Substances 0.000 description 2
- 229910021393 carbon nanotube Inorganic materials 0.000 description 2
- 239000000470 constituent Substances 0.000 description 2
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 description 2
- 229910052593 corundum Inorganic materials 0.000 description 2
- 230000001066 destructive effect Effects 0.000 description 2
- 230000001627 detrimental effect Effects 0.000 description 2
- 238000009713 electroplating Methods 0.000 description 2
- 238000000227 grinding Methods 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 229910000510 noble metal Inorganic materials 0.000 description 2
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 2
- 238000001020 plasma etching Methods 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- 229910021332 silicide Inorganic materials 0.000 description 2
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 2
- 229910000679 solder Inorganic materials 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 229910001845 yogo sapphire Inorganic materials 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 230000006978 adaptation Effects 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- QPJSUIGXIBEQAC-UHFFFAOYSA-N n-(2,4-dichloro-5-propan-2-yloxyphenyl)acetamide Chemical compound CC(C)OC1=CC(NC(C)=O)=C(Cl)C=C1Cl QPJSUIGXIBEQAC-UHFFFAOYSA-N 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 230000008054 signal transmission Effects 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/74—Making of localized buried regions, e.g. buried collector layers, internal connections substrate contacts
- H01L21/743—Making of internal connections, substrate contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823475—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type interconnection or wiring or contact manufacturing related aspects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
- H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
- H01L27/0629—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with diodes, or resistors, or capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0688—Integrated circuits having a three-dimensional layout
- H01L27/0694—Integrated circuits having a three-dimensional layout comprising components formed on opposite sides of a semiconductor substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41741—Source or drain electrodes for field effect devices for vertical or pseudo-vertical devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41766—Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42356—Disposition, e.g. buried gate electrode
- H01L29/4236—Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/45—Ohmic electrodes
- H01L29/456—Ohmic electrodes on silicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/66727—Vertical DMOS transistors, i.e. VDMOS transistors with a step of recessing the source electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/66734—Vertical DMOS transistors, i.e. VDMOS transistors with a step of recessing the gate electrode, e.g. to form a trench gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7803—Vertical DMOS transistors, i.e. VDMOS transistors structurally associated with at least one other device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7827—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7845—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being a conductive material, e.g. silicided S/D or Gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823418—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
- H01L29/407—Recessed field plates, e.g. trench field plates, buried field plates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- Semiconductor devices and integrated circuits are formed in semiconductor bodies, e.g. semiconductor substrates including optional semiconductor layer(s) thereon.
- processes such as ion implantation, layer deposition and etching allow for introducing functional regions, e.g. n- and p-doped regions and dielectrics into the semiconductor body.
- functional regions e.g. n- and p-doped regions and dielectrics.
- Semiconductor devices and integrated circuits are limited with regard to reliability and functionality per chip area. Hence, there is a need for an improved solution.
- the semiconductor device includes a semiconductor body including a first side and a second side opposite to the first side.
- the semiconductor device further includes a first contact trench extending into the semiconductor body at the first side.
- the first contact trench includes a first conductive material electrically coupled to the semiconductor body adjoining the first contact trench.
- the semiconductor device further includes a second contact trench extending into the semiconductor body at the second side.
- the second contact trench includes a second conductive material electrically coupled to the semiconductor body adjoining the second contact trench.
- a semiconductor body includes a first side and a second side opposite to the first side, a first dielectric disposed on the first side, a second dielectric disposed on the second side, one or more FET devices disposed at the first side, a first contact trench extending through the first dielectric at the first side, a first conductive material disposed in the first contact trench and electrically connected to the semiconductor body, a second contact trench extending through the second dielectric and into the semiconductor body at the second side, and a second conductive material disposed in the second contact trench and electrically connected to the semiconductor body at sidewalls of the second contact trench.
- a semiconductor body includes a first side and a second side opposite to the first side, the semiconductor body comprising a semiconductor material of a first conductivity type, a gate formed at the first side, a first contact trench extending through a first dielectric and into the semiconductor body at the first side, wherein the first contact trench includes a first conductive material electrically connected to the semiconductor body adjoining the first contact trench via sidewalls of the first contact trench, a second contact trench extending through a second dielectric and into the semiconductor body at the second side, wherein the second contact trench includes a second conductive material, a first contact pattern laterally completely surrounded by the first dielectric at the first side, and a second contact pattern laterally completely surrounded by the second dielectric at the second side.
- Lower sidewall portions of the second contact trench that extend between the second side and a bottom side of the contact trench directly interface with the semiconductor body.
- the second conductive material is electrically connected to the semiconductor body via the lower sidewall portions of the second contact trench.
- the second conductive material is electrically connected to a first semiconductor region of the first conductivity type via the lower sidewall portions of the second contact trench.
- the second conductive material is electrically connected to a second semiconductor region of a second conductivity type via the bottom side of the second contact trench.
- a semiconductor body includes a first side and a second side opposite to the first side, the semiconductor body comprising a semiconductor material of a first conductivity type, a gate formed at the first side, a first contact trench extending through a first dielectric and into the semiconductor body at the first side, wherein the first contact trench includes a first conductive material electrically connected to the semiconductor body adjoining the first contact trench via sidewalls of the first contact trench, a second contact trench extending through a second dielectric and into the semiconductor body at the second side, wherein the second contact trench includes a second conductive material, a first contact pattern laterally completely surrounded by the first dielectric at the first side, and a second contact pattern laterally completely surrounded by the second dielectric at the second side.
- Lower sidewall portions of the second contact trench that extend between the second side and a bottom side of the contact trench directly interface with the semiconductor body.
- the second conductive material is electrically connected to the semiconductor body via the lower sidewall portions of the second contact trench.
- the second conductive material is electrically connected to a first semiconductor region of a second conductivity type via the lower sidewall portions of the second contact trench.
- the second conductive material is electrically coupled to a second semiconductor region of the first conductivity type via the bottom side of the second contact trench.
- the integrated circuit includes a semiconductor body including a first side and a second side opposite to the first side.
- the semiconductor body further includes a first circuit part and a second circuit part electrically insulated via a deep trench isolation.
- the semiconductor body is attached to a carrier via the second side.
- the semiconductor body further includes a step along a surface at the second side.
- the method includes forming a first circuit part and a second circuit part in a semiconductor body including a first side and a second side opposite to the first side.
- the method further includes forming a deep trench isolation in the semiconductor body between the first circuit part and the second circuit part.
- the method further includes forming a step in the semiconductor body along a surface at the second side.
- the method further includes attaching the semiconductor body to a carrier via the second side.
- the method includes forming a pattern on a first side of a substrate.
- the method further includes forming a semiconductor layer on the first side of the substrate.
- the method further includes attaching the substrate and the semiconductor layer to a carrier via a surface of the semiconductor layer.
- the method further includes removing the substrate from a second side opposite to the first side.
- the method includes forming a gate dielectric and a gate electrode at a first side of a semiconductor body.
- the method further includes forming at least one first conductive layer at a second side of the semiconductor body opposite to the first side.
- the method further includes forming a conductive layer pattern on the at least one first conductive layer, wherein a thickness of the conductive layer pattern is adjusted between 0.5 ⁇ m and 50 ⁇ m.
- FIG. 1 is a schematic and simplified cross-sectional view of a portion of a semiconductor device including a first contact trench at a first side of a semiconductor body and a second contact trench at a second side of the semiconductor body.
- FIG. 2A is a schematic cross-sectional view of a part of the semiconductor body illustrated in FIG. 1 including n-doped and p-doped regions electrically coupled to the second contact trench according to one embodiment.
- FIG. 2B is a schematic cross-sectional view of a part of the semiconductor body illustrated in FIG. 1 including n-doped and p-doped regions electrically coupled to the second contact trench according to another embodiment.
- FIG. 2C is a schematic cross-sectional view of a part of the semiconductor body illustrated in FIG. 1 including an n + -doped region electrically coupled to the second contact trench according to one embodiment.
- FIG. 2D is a schematic cross-sectional view of a part of the semiconductor body illustrated in FIG. 1 including the second contact trench with a sidewall angle ⁇ .
- FIG. 3 is a schematic cross-sectional view of a portion of a vertical field effect transistor including a first contact trench at a first side of a semiconductor body and a second contact trench at a second side of the semiconductor body.
- FIG. 4 is a schematic cross-sectional view of a portion of the vertical field effect transistor of FIG. 3 mounted to a carrier via the second side of the semiconductor body.
- FIG. 5 is a schematic cross-sectional view of a portion of a semiconductor body including several semiconductor devices at opposing first and second sides and a first contact trench at a first side of a semiconductor body and a second contact trench at a second side of the semiconductor body.
- FIG. 6 is a schematic cross-sectional view of a portion of an integrated circuit including circuit blocks electrically insulated via a deep trench isolation.
- FIG. 7 is a simplified flow chart of a method of manufacturing an integrated circuit according to an embodiment.
- FIG. 8A is a schematic cross-sectional view of a semiconductor body after forming a deep trench isolation at a first side between a first circuit part and a second circuit part and removing the semiconductor body from a second side opposite to the first side.
- FIG. 8B is a schematic cross-sectional view of the semiconductor body of FIG. 8A after removing a part of the semiconductor body from the second side in the second circuit part.
- FIG. 8C is a schematic cross-sectional view of the semiconductor body of FIG. 8B after forming a dielectric layer adjoining the semiconductor body at the second side in the first and second circuit parts.
- FIG. 8D is a schematic cross-sectional view of the semiconductor body of FIG. 8C after removing the dielectric layer in the first circuit part at the second side.
- FIG. 9 is a simplified flow chart of a method of manufacturing a semiconductor body according to an embodiment.
- FIG. 10A is a schematic cross-sectional view of a substrate after forming a layer on a first side of the substrate.
- FIG. 10B is a schematic cross-sectional view of the substrate of FIG. 10A after patterning the layer leading to a patterned layer.
- FIG. 10C is a schematic cross-sectional view of the substrate of FIG. 10B after forming a semiconductor layer on the first side of the substrate.
- FIG. 10D is a schematic cross-sectional view of the semiconductor layer of FIG. 10C after attaching the substrate and the semiconductor layer to a carrier and after removing the substrate.
- FIG. 10E is a schematic cross-sectional view of the semiconductor layer of FIG. 10D after removing the patterned layer.
- FIGS. 11A to 11D and 12A to 12C illustrate schematic cross-sectional views of different embodiments of manufacturing a semiconductor device including a conductive layer pattern at a rear side of a semiconductor body.
- n ⁇ means a doping concentration which is lower than the doping concentration of an “n”-doping region while an “n+”-doping region has a higher doping concentration than an “n”-doping region.
- Doping regions of the same relative doping concentration do not necessarily have the same absolute doping concentration. For example, two different “n”-doping regions may have the same or different absolute doping concentrations.
- electrically connected describes a permanent low-ohmic connection between electrically connected elements, for example a direct contact between the concerned elements or a low-ohmic connection via a metal and/or highly doped semiconductor.
- electrically coupled includes that one or more intervening element(s) adapted for signal transmission may be provided between the electrically coupled elements, for example elements that are controllable to temporarily provide a low-ohmic connection in a first state and a high-ohmic electric decoupling in a second state.
- FIG. 1 is a schematic and simplified cross-sectional view of a portion of a semiconductor device 100 according to an embodiment.
- the semiconductor device 100 includes a semiconductor body 105 .
- the semiconductor body 105 is a monocrystalline silicon substrate.
- the semiconductor substrate 105 includes other semiconductor materials, e.g. SiC or GaN.
- the semiconductor body 105 may further include none, one or a plurality of semiconductor layers, e.g. epitaxial semiconductor layer on the semiconductor substrate.
- the semiconductor device 100 further includes a first contact trench 110 at a first side 112 , e.g. front side of the semiconductor body 105 and a second contact trench 115 at a second side 117 , e.g., the back side of the semiconductor body 105 .
- the first contact trench 110 includes a first conductive material 114 and the second contact trench 115 includes a second conductive material 119 .
- the first and second conductive materials 114 , 119 may be the same, allowing use of the same process equipment for forming these materials.
- the first and second materials 114 , 119 may also differ or partly differ from each other, allowing for an improved adjustment of the conductive materials to requirements at the first and second sides 112 , 117 .
- the semiconductor device 100 further includes known elements specific to the semiconductor device 100 .
- the semiconductor device 100 is a diode and includes a p-doped anode and an n-doped cathode.
- the semiconductor device 100 is a field effect transistor (FET) and at least includes a source region, a body region, a drain region, a gate dielectric and a gate electrode.
- FET field effect transistor
- the semiconductor device is a vertical semiconductor device including a first device terminal, e.g. source terminal or anode terminal at the first side 112 and a second device terminal, e.g. drain terminal or cathode terminal at the second side 117 .
- compressive strain may be induced in a semiconductor body 105 made of or including silicon when filling the trench at least partly with an appropriate conductive material, e.g. Cu, or a combination of W and Cu, or a combination of W and Cu and barrier layer(s).
- an appropriate conductive material e.g. Cu, or a combination of W and Cu, or a combination of W and Cu and barrier layer(s).
- compressive strain may be present not only in a channel region of a vertical FET but also in layer(s) below, e.g. an epitaxial layer and/or a semiconductor substrate.
- compressive strain may be distributed over a chip area via a corresponding pattern of the contact trenches, e.g., area(s) requiring a higher charge carrier mobility in a cell area and/or edge area may include a higher proportion of area of contact trenches.
- a current density distribution over the chip area may therefore be adjusted.
- increasing a current density capability in an edge area of a transistor device may be achieved with a proportional area of contact trenches in the edge area that is higher than in the cell area.
- the compressive strain, and thus a charge carrier mobility in silicon can thereby be increased in the edge area.
- a width w 2 of the second contact trench 115 ranges between 0.1 ⁇ m and 10 ⁇ m.
- a width w 1 of the first contact trench 110 may range between 0.1 ⁇ m and 2 ⁇ m.
- a depth d 2 of the second contact trench 115 ranges between 0.1 ⁇ m and 50 ⁇ m.
- a depth d 1 of the first contact trench 115 ranges between 0.1 ⁇ m and 5 ⁇ m.
- a pattern of first contact trenches may be arranged.
- the first contact trenches or at least some of the first contact trenches may differ with regard to one or more of width, depth, taper, and contact trench geometry.
- contact trench geometries include stripes, closed loops, and polygons.
- the first contact trenches or at least some the first contact trenches may also differ with regard to the first conductive material.
- the first contact material includes one or a combination of Ti, TiN, W, TiW, Ta, Cu, Al, AlSiCu, AlCu, doped semiconductor material other than the material of the semiconductor body 105 , and carbon nanotubes.
- the first contact trenches may additionally include diffusion barrier layer(s) and dielectrics, for example aluminum oxide, e.g. Al 2 O 3 and/or aluminum nitride, e.g. AlN.
- a pattern of second contact trenches may be arranged.
- the second contact trenches or at least some of the first contact trenches may differ with regard to one or more of width, depth, taper, and contact trench geometry.
- contact trench geometries include stripes, closed loops, and polygons.
- the second contact trenches or at least some the first contact trenches may also differ with regard to the first conductive material.
- the second contact material includes one or a combination of Ti, TiN, W, TiW, Ta, Cu, Al, AlSiCu, AlCu, doped semiconductor material other than the material of the semiconductor body 105 , and carbon nanotubes.
- the second contact trenches may additionally include diffusion barrier layer(s) and dielectrics, for example aluminum oxide, e.g. Al 2 O 3 and/or aluminum nitride, e.g. AlN.
- the first and second contact trenches 110 , 115 also allow for an improved heat conductivity within the semiconductor body 105 .
- heat generated in the semiconductor body 105 during operation of the semiconductor device 100 may be more efficiently dissipated via the first and second contact trenches 110 , 115 and the first and second sides 112 , 117 .
- the first and second conductive materials 114 , 119 may be appropriately chosen, i.e. with regard to the heat conductivity capabilities of the conductive materials.
- FIG. 2A is a schematic cross-sectional view of a part 120 b of the semiconductor body 105 illustrated in FIG. 1 including n + -doped and p + -doped regions 1250 , 1260 electrically coupled to the conductive material 119 of second contact trench 115 according to one embodiment.
- the n + -doped regions adjoin a first part of the second contact trench 115 that is closer to the second side 117 than a second part of the second trench 115 adjoining the p + -doped region 1260 .
- the p + -doped region 1260 adjoins a bottom side of the second contact trench 115 .
- the n + -doped and p + -doped regions 1250 , 1260 are embedded in a p-well 127 surrounded by an n-doped part of the semiconductor body 105 .
- the p-well 127 may be a body region of an n-channel FET formed at the second side 117
- the p + -doped region 1260 may be a body contact region
- the n + -doped region 1250 may be a source region.
- FIG. 2B is a schematic cross-sectional view of a part 120 b of the semiconductor body 105 illustrated in FIG. 1 including n + -doped and p + -doped regions 1251 , 1261 electrically coupled to the conductive material 119 of second contact trench 115 according to another embodiment.
- the p + -doped regions 1251 adjoin a first part of the second contact trench 115 that is closer to the second side 117 than a second part of the second contact trench 115 adjoining the n-doped region 1251 .
- the n + -doped region 1251 adjoins a bottom side of the second contact trench 115 .
- the n + -doped and p + -doped regions 1251 , 1261 are surrounded by an n-doped part of the semiconductor body 105 .
- the n-doped region 1251 may be a body contact region and the p-doped region 1261 may be a source region of a p-channel FET.
- FIG. 2C is a schematic cross-sectional view of a part 120 b of the semiconductor body 105 illustrated in FIG. 1 including an n + -doped region 128 electrically coupled to the conductive material 119 of the second contact trench 115 according to one embodiment.
- the n + -doped region 128 may be a part of a highly n-doped semiconductor substrate, e.g. a highly n-doped silicon substrate.
- the conductive material 119 in the second contact trench 115 may electrically couple a drain of a vertical FET at a backside of a semiconductor chip.
- FIG. 2D is a schematic cross-sectional view of a part 120 b of the semiconductor body 105 illustrated in FIG. 1 including the second contact trench 115 with a sidewall angle ⁇ relative to a direction perpendicular to the second side 117 .
- the sidewall angle ⁇ ranges between 0° and 44°.
- An n + -doped region 128 as part of the semiconductor body 105 is electrically coupled to the conductive material 119 in the second contact trench 115 .
- the n + -doped region 128 may be a part of a highly n-doped semiconductor substrate, e.g. a highly n-doped silicon substrate.
- the conductive material 119 in the second contact trench 115 may electrically couple a drain of a vertical FET at a backside of a semiconductor chip.
- FIG. 3 is a schematic cross-sectional view of a portion of a vertical power FET 300 according to an embodiment.
- the vertical power FET 300 includes a semiconductor body 305 , e.g. a monocrystalline silicon semiconductor body.
- the semiconductor body 305 includes an n + -doped semiconductor substrate 306 , e.g., an n + -doped silicon substrate, and an n-doped semiconductor layer 307 , e.g., an n-doped epitaxial silicon layer thereon.
- the concentration of n-doping and thickness of the semiconductor layer 307 may be chosen to meet requirements on blocking voltage capabilities and on-state resistance, for example.
- the vertical power FET 300 further includes first contact trenches 310 at a first side 312 , e.g. the front side of the semiconductor body 305 and second contact trenches 315 at a second side 317 , e.g. the back side of the semiconductor body 305 .
- the first contact trenches 310 include a first conductive material 314 and the second contact trenches 315 include a second conductive material 319 .
- the details on shape and material of the contact trenches and fillings described with reference to FIG. 1 apply to the first and second contact trenches 310 , 315 and the first and second conductive materials 314 , 319 .
- the vertical power FET 300 further includes gate trenches 330 extending from the first side 312 into the n-doped semiconductor layer 307 .
- a dielectric structure 331 electrically insulates a gate electrode 332 from an optional field electrode 333 .
- the gate electrode 332 and the field electrode may consist of or include a conductive material, e.g. a doped semiconductor material such as doped polysilicon and/or metal.
- the vertical power FET 300 may include none, one, two, three or even more optional field electrodes. A number of the optional field electrodes may depend on the voltage blocking requirements of the vertical power FET 300 .
- the optional field electrodes may be alternately arranged along a vertical direction perpendicular to the first side 312 .
- field electrodes may be electrically coupled to a source potential of the vertical power FET 300 .
- the dielectric structure 331 may include a number of dielectric materials or dielectric parts, e.g. a gate dielectric such as a gate oxide, a field dielectric such as a field oxide and a top dielectric such as a top oxide.
- a gate dielectric part of the dielectric structure 331 is located between the gate electrode 332 and a p-doped body region 335 .
- the p-doped body region 335 is electrically coupled to the first conductive material 314 of the first contact trench 310 at the first side 312 via a p + -doped body contact region 336 .
- an n + -doped source region 337 is electrically coupled to the first conductive material 314 of the first contact trench 310 at the first side 312 .
- a conductivity of a channel region adjoining the gate dielectric between the source region 337 and the n-doped semiconductor layer 307 can be controlled via a voltage applied to the gate electrode 332 .
- the first conductive material 314 is electrically connected to a first conductive layer 340 interconnecting the source regions 337 and body regions 335 of different transistor cells of the vertical power FET 300 .
- the first conductive material 314 and a material of the first conductive layer 340 may be the same or include common constituent parts, e.g. metal(s), metal alloy(s), metal silicide(s), doped semiconductor material(s) or a combination thereof.
- the first conductive material 314 and a material of the first conductive layer 340 together form a continuous conductive material.
- the first conductive material 314 and the first conductive layer 340 may be formed by a same manufacturing process, e.g. chemical vapor deposition (CVD), physical vapor deposition (PVD), atomic layer deposition (ALD), a sputter process, electroplating or a combination thereof.
- the vertical power FET 300 current flows between the first contact trenches 310 at the first side 312 and the second contact trenches 315 at the second side 317 .
- the second contact trenches 315 and the second conductive material 319 at the second side 317 constitute a drain contact.
- the n + -doped semiconductor substrate 306 and the n-doped semiconductor layer 307 between the body regions 335 and the second side 317 form a drift zone of the vertical power FET 300 .
- the second conductive material 319 is electrically connected to a second conductive layer 341 .
- the second conductive material 319 and a material of the second conductive layer 341 may be the same or include common constituent parts, e.g. metal(s), metal alloy(s), metal silicide(s), doped semiconductor material(s) or a combination thereof.
- the second conductive material 319 and a material of the second conductive layer 341 together form a continuous conductive material.
- the first conductive material 319 and the second conductive layer 341 may be formed with a same manufacturing process, e.g. chemical vapor deposition (CVD), physical vapor deposition (PVD), atomic layer deposition (ALD), a sputter process, electroplating or a combination thereof.
- the continuous conductive material including the second conductive material 319 and the second conductive layer 341 material cover a surface of the semiconductor body 305 at the second side 317 .
- An outer surface 345 of the continuous conductive material at the second side 317 is predominantly flat and includes recesses 346 congruent with the second contact trenches 315 .
- the recesses 346 provide a further benefit of the second contact trenches 315 as will be described with reference to FIG. 4 .
- FIG. 4 is a schematic cross-sectional view of a portion 350 of the vertical field effect transistor 300 of FIG. 3 mounted to a carrier 352 , e.g. lead frame via the second side 317 of the semiconductor body 305 .
- a carrier 352 e.g. lead frame via the second side 317 of the semiconductor body 305 .
- solder 354 between the continuous contact material at the second side 317 of the vertical field effect transistor 300 and the carrier 352 , e.g. by a diffusion soldering process
- recesses 344 remain as voids 355 between the continuous contact material and the carrier 352 . Since the voids 355 are congruent with second contact trenches 315 , arrangement of the voids 355 , e.g.
- voids 355 and lateral dimensions of the voids 355 can be adjusted by formation of the second contact trenches 319 .
- This allows for a benefit with regard to a known process lacking a predefined pattern of voids at the second side 317 .
- voids having lateral dimensions of several 10 ⁇ m or even more than 50 ⁇ m result between a semiconductor body and a carrier from a soldering process, e.g. diffusion soldering.
- Voids having lateral dimensions of this size have a negative impact on dissipation of heat generated in the semiconductor body of the device.
- a risk of detrimental or even destructive current filaments increases with increasing lateral dimensions of voids.
- the second contact trenches 315 at the second side 317 and the voids 355 resulting thereof allow to improve dissipation of heat generated in the semiconductor body of the device and to counteract occurrence of detrimental or even destructive current filaments.
- the contact trenches at the first and/or second sides 312 , 317 of the vertical field effect transistor 300 improve heat dissipation due to superior heat dissipation capabilities compared to a surrounding semiconductor body.
- a pattern of contact trenches may be adapted to achieve a homogeneous heat distribution within the semiconductor body, e.g. by concentrating contact trenches near bond wires.
- the heat distribution within the semiconductor body may be further influenced by adjusting a distribution, a density, a width and a depth of contact trenches in the semiconductor body.
- contact trenches may extend deep into the semiconductor body from a rear side and close to a pn junction at or near a front side. Heat generated at the pn junction may thereby be dissipated via the contact trenches to the rear side.
- FIG. 5 is a schematic cross-sectional view of a portion of an n-doped semiconductor body 505 including semiconductor devices at opposing first and second sides 512 , 517 and a first contact trench 510 at the first side 512 of the semiconductor body 505 and second contact trenches 515 a , 515 b at the second side 517 of the semiconductor body 505 .
- FIG. 5 Semiconductor devices and semiconductor regions are illustrated in FIG. 5 as examples. These examples include a vertical trench FET 560 , a planar gate FET 561 , a body structure 562 of a FET at the second side 517 , a first contact 563 to an n + -doped semiconductor region 564 at the second side 517 , a second contact 565 to a p + -doped semiconductor region 566 at the second side 517 and the second contact trench 515 b including a second conductive material 519 b electrically coupled to an n + -doped region 564 b and a p + -doped region 566 b adjoining the second contact trench 515 b.
- the vertical trench FET 560 further includes gate trenches 530 .
- Each of the gate trenches 530 includes a dielectric structure 531 .
- the dielectric structure 531 electrically isolates a gate electrode 532 and a field electrode 533 from the surrounding n-doped semiconductor body 505 .
- a p-doped body region 535 and an n + -doped source region 537 are located between and adjoin the gate trenches 530 .
- the p-doped body region is electrically coupled to the first conductive material 514 in the first contact trench 510 via a p + -doped body contact region 536 .
- the planar gate FET 561 includes a planar gate electrode 572 , e.g. a polysilicon gate electrode electrically isolated from a p-doped body region 575 via a gate dielectric 571 .
- the planar gate FET 561 further includes a p-doped body region 575 , an n + -doped source region 577 and an n + -doped drain region 578 .
- a p + -doped body contact region 576 is formed in the p-doped body region 575 .
- the body structure 562 includes the second contact trench 515 a filled with a second conductive material 519 a .
- the second conductive material 519 a is electrically coupled to a p-doped body region 585 and to an n + -doped source/drain region 587 .
- a first contact pattern 590 a surrounded by a first dielectric 591 a , a first wiring pattern 592 a surrounded by a second dielectric 591 b , a second contact pattern 590 b surrounded by a third dielectric 591 c and a second wiring pattern 592 b constitute or form part of a wiring area at the first side 512 configured to connect and interconnect the elements formed in the semiconductor body 505 at the first side 512 .
- Some of the elements in the wiring area may be formed together, i.e. formed of a continuous and same material.
- the second wiring pattern 592 b and the second contact pattern 590 b may be processed together.
- a third contact pattern 590 c including the first and second contacts 563 , 565 , a fourth dielectric 591 d surrounding the third contact pattern 591 c and a third wiring pattern 592 c constitute or form part of a wiring area at the second side 517 .
- FIG. 6 is a schematic cross-sectional view of a portion of an integrated circuit 600 including a first circuit block 601 and a second circuit block 602 electrically isolated via a deep trench isolation 603 .
- the deep trench isolation 603 may include polysilicon 603 a electrically isolated from the surrounding semiconductor body 605 via a dielectric 603 b such as an oxide, e.g. SiO 2 .
- the deep trench isolation 603 lacks conductive material.
- Each of the first and second circuit blocks 601 and 602 includes functional elements, e.g. n-doped and/or p-doped semiconductor regions, dielectrics, or electrodes formed in or on a semiconductor body 605 .
- the first circuit block is a power device, e.g.
- a power FET or a power double-diffused metal oxide semiconductor FET which may be of single or multi-channel type, e.g. double channel type.
- a common drain may be at a second side 617 , e.g. back side and separate sources may be at a first side 612 , e.g. front side.
- the second circuit block 602 includes analog and/or digital circuits, e.g. gate drivers.
- the semiconductor body 605 includes a step 606 along a surface at the second side 617 .
- a thickness d 20 of the second circuit block 602 is smaller than a thickness d 10 of the first circuit block 601 .
- a height h of the step 606 may range between 0.2 ⁇ m and 10 ⁇ m.
- a dielectric 608 at the second side 617 further electrically isolates the second circuit block 602 .
- An optional seed layer 621 including e.g. Ti and TiWCu or a combination thereof and a back side metal 656 including e.g. Cu, Sn, Ag or a combination thereof are electrically connected to the semiconductor body 605 of the first circuit block 601 .
- the semiconductor body 605 is mounted to a carrier 652 , e.g. lead frame via the second side 617 of the semiconductor body 605 .
- a carrier 652 e.g. lead frame via the second side 617 of the semiconductor body 605 .
- solder 654 between the back side metal 656 at the second side 617 and the carrier 652 , e.g. by a diffusion soldering process recesses a void 655 remains between the back side metal 656 and the carrier 652 in the second circuit block 602 which is thermally inactive other than the electrically and thermally active first circuit block 601 .
- the void 655 is fixed to an area of the thermally inactive second circuit block 602 counteracting formation of voids in the thermally and electrically active first circuit block 601 . This allows for improving the electrical and thermal coupling between the first circuit block 601 and the carrier 652 .
- FIG. 7 is a simplified flow chart of a method of manufacturing an integrated circuit according to an embodiment.
- Process feature S 700 includes forming a first circuit part and a second circuit part in a semiconductor body including a first side and a second side opposite to the first side.
- Process feature S 710 includes forming a deep trench isolation in the semiconductor body between the first circuit part and the second circuit part.
- Process feature S 720 includes forming a step in the semiconductor body along a surface at the second side.
- Process feature S 730 includes attaching the semiconductor body to a carrier via the second side.
- forming the step along the surface at the second side includes forming a mask over at least part of the semiconductor body in the first circuit part at the second side, and removing at least part of the semiconductor body in the second circuit part from the second side.
- forming the deep trench isolation in the semiconductor body between the first circuit part and the second circuit part includes a) etching a deep trench into the semiconductor body from the first side, b) lining the deep trench with an insulating layer, c) filling the trench with a conductive material and d) removing the semiconductor body from the second side up to a bottom side of the deep trench.
- FIG. 8A is a schematic cross-sectional view of a semiconductor body 805 , e.g. a semiconductor substrate including optional semiconductor layer(s) thereon after forming a deep trench isolation 803 at a first side 812 between a first circuit part 801 and a second circuit part 802 .
- Processing the semiconductor body 805 up to the status as illustrated in FIG. 8A may further include the following processes.
- the deep trench isolation 803 may be formed by forming a hard mask pattern on the first side 812 . Then, a deep trench may be etched into the semiconductor body 805 , e.g. by a dry etch process such as plasma etching. Thereafter, a dielectric, e.g. a field oxide may be formed in the trench, e.g. by conformal deposition using an appropriate method such as low pressure chemical vapor deposition (LPCVD). The trench may then be filled up with conductive material(s), e.g. doped polysilicon and/or metal.
- LPCVD low pressure chemical vapor deposition
- Formation of a wiring area including wiring patterns, e.g. conductive patterns and interlayer dielectrics follows. After attaching the semiconductor body 805 via the first side 812 to a carrier, the semiconductor body is then removed from a second side 817 opposite to the first side 812 up to a bottom side of the trenches. As an example, the dielectric 803 b may trigger an etch stop signal.
- wiring patterns e.g. conductive patterns and interlayer dielectrics
- FIG. 8B is a schematic cross-sectional view of the semiconductor body of FIG. 8A after removing a part of the semiconductor body 805 from the second side 817 in the second circuit part 802 .
- Removing of the part of the semiconductor body 805 may be carried out by formation of an etch mask 842 , e.g. resin mask and an etch process such as physical plasma etching.
- FIG. 8C is a schematic cross-sectional view of the semiconductor body 805 of FIG. 8B after removing the etch mask 842 and forming a dielectric 808 adjoining the semiconductor body 805 at the second side 817 .
- the dielectric 808 may be and oxide, e.g. SiO 2 or nitride, e.g. Si 3 N 4 or a combination thereof.
- FIG. 8D is a schematic cross-sectional view of the semiconductor body 805 of FIG. 8C after removing a part of the dielectric 808 .
- the dielectric 808 remains in the second circuit part 802 at the second side and is removed from a main area, i.e. more than 75% or, more than 90% of the first circuit part 801 at the second side 817 .
- the dielectric 808 may be removed from the second side 817 by an etch process and/or by chemical mechanical polishing (CMP).
- CMP chemical mechanical polishing
- FIG. 9 is a simplified flow chart of a method of manufacturing a semiconductor body according to an embodiment.
- Process feature S 900 includes forming a pattern at a first side of a substrate.
- Process feature S 910 includes forming a semiconductor layer on the first side of the substrate.
- Process feature S 920 includes attaching the substrate and the semiconductor layer to a carrier via a surface of the semiconductor layer.
- Process feature S 930 includes removing the substrate from a second side opposite to the first side.
- the above method allows for a simple manufacturing of semiconductor devices and integrated circuits including a semiconductor body with a patterned back side.
- Semiconductor devices and integrated circuits described in the embodiments above may include the above process features. As an example, complex patterning/adjustment from a front side to a back side and high temperature budgets after front side processing and wafer thinning can be avoided.
- FIG. 10A is a schematic cross-sectional view of a substrate 1005 , e.g. a semiconductor substrate, after forming a layer 1001 on a first side 1012 .
- the layer 1001 may be formed by a deposition technique, e.g. chemical vapor deposition (CVD).
- the layer 1001 may be of the same material than the material of the substrate 1005 or of a material other than the material of the substrate 1005 .
- the layer 1001 may be a dielectric layer.
- the layer 1001 may include one layer or a layer stack of materials such as oxides, e.g. SiO 2 and nitrides, e.g. Si 3 N 4 .
- the layer 1001 may be formed by thermal oxidation of a surface of the substrate 1005 resulting in a thermally grown oxide, e.g. SiO 2 in the case of a silicon semiconductor substrate 1005 .
- FIG. 10B is a schematic cross-sectional view of the substrate 1005 of FIG. 10A after patterning the layer 1001 leading to a patterned layer 1001 a .
- Patterning of the layer 1001 may be carried out by a lithographic process, e.g. covering the layer 1001 with a lithographically patterned mask, e.g. resist or hard mask and selective removal of the layer parts via openings of the patterned mask.
- the patterned layer 1001 a illustrated in FIG. 10B may correspond to a pattern of contact trenches and/or voids to be formed by further processes. These contact trenches and voids allow for various technical benefits as described in the embodiments above.
- FIG. 10C is a schematic cross-sectional view of the substrate 1005 of FIG. 10B after forming a semiconductor layer 1008 on the first side 1012 of the substrate 1005 .
- the semiconductor layer 1008 may be formed by chemical vapor deposition (CVD), e.g. by selective epitaxial growth in case of a semiconductor substrate and a dielectric patterned layer. Doping concentration and thickness of the semiconductor layer may be adjusted to voltage blocking requirements and/or on-state resistance requirements of a semiconductor device to be manufactured in the semiconductor layer 1008 .
- CVD chemical vapor deposition
- FIG. 10D is a schematic cross-sectional view of the semiconductor layer 1008 of FIG. 10C after attaching the substrate 1005 and the semiconductor layer 1008 to a carrier, e.g. a glass carrier or ceramic carrier via a surface of the semiconductor layer 1008 .
- the substrate 1005 is removed from a second side 1017 (see FIG. 10C ) opposite to the first side 1012 .
- the substrate 1005 may be thinned by an etch process, by grinding or a combination thereof.
- etching the substrate 1005 may be terminated when reaching the patterned layer 1001 a .
- the patterned layer 1001 a may trigger an etch stop signal being a change in a characteristic monitored during etching or grinding.
- ion implantation e.g. ion implantation, lithography, etching, and layer deposition may be carried out to form semiconductor devices and circuit elements, e.g. FETs, insulated gate bipolar transistors (IGBTs), diodes, bipolar transistors, resistors, and capacitors in the semiconductor layer 1008 .
- IGBTs insulated gate bipolar transistors
- the patterned layer may be formed by patterning the substrate at the first side, e.g. by forming recesses in the surface of the substrate at the first side.
- the recesses my be formed by masked etching the first side of the substrate or by processing the first side of the substrate with a laser beam.
- FIG. 11A is a schematic cross-sectional view of a semiconductor body 1105 , e.g. a semiconductor substrate including one or several semiconductor layers thereon.
- the semiconductor body includes at least one of a planar gate structure 1170 including a planar gate dielectric 1171 and a planar gate electrode 1172 and a trench gate structure 1175 including a trench gate dielectric 1176 and a trench gate electrode 1177 at a first side 1112 , e.g. a front side of the semiconductor body 1105 .
- At least one conductive layer 1179 is formed at a second side 1117 , e.g. a rear side of the semiconductor body 1105 .
- the at least one conductive layer 1179 may include one or any combination of Ag, Ti, W, TiN, Cu, Al, Sn, Ag.
- an outermost layer of the at least one conductive layer 1179 is a noble metal. Formation of the at least one conductive layer 1179 may include any suitable process including physical vapor deposition (PVD), chemical vapor deposition (CVD) and electro-chemical deposition (ECD).
- a second conductive layer 1180 is formed on the at least one first conductive layer 1179 .
- the second conductive layer 1180 is formed as a copper layer, e.g. by ECD.
- a thickness of the second conductive layer 1180 is adjusted between 0.5 ⁇ m and 50 ⁇ m.
- a material of the at least one conductive layer adjoining the conductive layer pattern is selectively etchable with respect to a material of the first conductive layer.
- the material of the at least one conductive layer adjoining the conductive layer pattern is a noble metal and the material of the second conductive layer is Cu.
- an etch mask pattern 1181 is formed on the second conductive layer 1180 , e.g. a lithographically patterned resist layer or a lithographically patterned hard mask.
- the second conductive layer 1180 is selectively etched with respect to an outermost material of the at least one first conductive material 1179 , e.g. by isotropic etching such as wet etching or by anisotropic etching. A remaining part of the second conductive layer 1180 constitutes a conductive layer pattern 1180 ′.
- the conductive layer pattern 1180 ′ may be appropriately designed to locate the voids in areas of the semiconductor body 1105 which are thermally inactive, i.e., areas other than electrically and thermally active parts of the semiconductor body 1105 where a material of the conductive layer pattern 1180 ′ is present.
- the voids can be fixed to an area of a thermally inactive circuit block, e.g. a circuit block other than a power device, thereby counteracting formation of voids in a thermally and electrically active other circuit block.
- FIGS. 12A and 12B Similar benefits can be achieved by the process illustrated in FIGS. 12A and 12B . Since the process illustrated in FIGS. 12A and 12B has a number of process elements similar to the process illustrated in FIGS. 11A to 11D , the following description will refer to differences in these processes, and reference is drawn to the description related to FIGS. 11A to 11D as regards similarities.
- a mask pattern 1190 is formed on at least one conductive layer 1179 .
- the mask pattern 1190 includes a material that can be selectively removed with respect to a material of the conductive layer pattern 1180 ′ formed in openings of the mask pattern 1190 (c.f. FIG. 12B ).
- the mask pattern 1190 is selectively removed with respect to the conductive layer pattern 1180 ′, e.g. by etching, resist stripping or a combination thereof.
Abstract
Description
- This application is a continuation of and claims priority to of U.S. patent application Ser. No. 15/051,105 filed on Feb. 23, 2016, which in turn is a continuation of and claims priority to U.S. application Ser. No. 13/589,717 filed on Aug. 20, 2012. The entire contents of both aforementioned applications are incorporated herein by reference.
- Semiconductor devices and integrated circuits are formed in semiconductor bodies, e.g. semiconductor substrates including optional semiconductor layer(s) thereon. As an example, processes such as ion implantation, layer deposition and etching allow for introducing functional regions, e.g. n- and p-doped regions and dielectrics into the semiconductor body. Semiconductor devices and integrated circuits are limited with regard to reliability and functionality per chip area. Hence, there is a need for an improved solution.
- According to an embodiment of a semiconductor device, the semiconductor device includes a semiconductor body including a first side and a second side opposite to the first side. The semiconductor device further includes a first contact trench extending into the semiconductor body at the first side. The first contact trench includes a first conductive material electrically coupled to the semiconductor body adjoining the first contact trench. The semiconductor device further includes a second contact trench extending into the semiconductor body at the second side. The second contact trench includes a second conductive material electrically coupled to the semiconductor body adjoining the second contact trench.
- According to another embodiment of a semiconductor device, a semiconductor body includes a first side and a second side opposite to the first side, a first dielectric disposed on the first side, a second dielectric disposed on the second side, one or more FET devices disposed at the first side, a first contact trench extending through the first dielectric at the first side, a first conductive material disposed in the first contact trench and electrically connected to the semiconductor body, a second contact trench extending through the second dielectric and into the semiconductor body at the second side, and a second conductive material disposed in the second contact trench and electrically connected to the semiconductor body at sidewalls of the second contact trench.
- According to another embodiment of a semiconductor device, a semiconductor body includes a first side and a second side opposite to the first side, the semiconductor body comprising a semiconductor material of a first conductivity type, a gate formed at the first side, a first contact trench extending through a first dielectric and into the semiconductor body at the first side, wherein the first contact trench includes a first conductive material electrically connected to the semiconductor body adjoining the first contact trench via sidewalls of the first contact trench, a second contact trench extending through a second dielectric and into the semiconductor body at the second side, wherein the second contact trench includes a second conductive material, a first contact pattern laterally completely surrounded by the first dielectric at the first side, and a second contact pattern laterally completely surrounded by the second dielectric at the second side. Lower sidewall portions of the second contact trench that extend between the second side and a bottom side of the contact trench directly interface with the semiconductor body. The second conductive material is electrically connected to the semiconductor body via the lower sidewall portions of the second contact trench. The second conductive material is electrically connected to a first semiconductor region of the first conductivity type via the lower sidewall portions of the second contact trench. The second conductive material is electrically connected to a second semiconductor region of a second conductivity type via the bottom side of the second contact trench.
- According to another embodiment of a semiconductor device, a semiconductor body includes a first side and a second side opposite to the first side, the semiconductor body comprising a semiconductor material of a first conductivity type, a gate formed at the first side, a first contact trench extending through a first dielectric and into the semiconductor body at the first side, wherein the first contact trench includes a first conductive material electrically connected to the semiconductor body adjoining the first contact trench via sidewalls of the first contact trench, a second contact trench extending through a second dielectric and into the semiconductor body at the second side, wherein the second contact trench includes a second conductive material, a first contact pattern laterally completely surrounded by the first dielectric at the first side, and a second contact pattern laterally completely surrounded by the second dielectric at the second side. Lower sidewall portions of the second contact trench that extend between the second side and a bottom side of the contact trench directly interface with the semiconductor body. The second conductive material is electrically connected to the semiconductor body via the lower sidewall portions of the second contact trench. The second conductive material is electrically connected to a first semiconductor region of a second conductivity type via the lower sidewall portions of the second contact trench. The second conductive material is electrically coupled to a second semiconductor region of the first conductivity type via the bottom side of the second contact trench.
- According to an embodiment of an integrated circuit, the integrated circuit includes a semiconductor body including a first side and a second side opposite to the first side. The semiconductor body further includes a first circuit part and a second circuit part electrically insulated via a deep trench isolation. The semiconductor body is attached to a carrier via the second side. The semiconductor body further includes a step along a surface at the second side.
- According to an embodiment of a method of manufacturing an integrated circuit, the method includes forming a first circuit part and a second circuit part in a semiconductor body including a first side and a second side opposite to the first side. The method further includes forming a deep trench isolation in the semiconductor body between the first circuit part and the second circuit part. The method further includes forming a step in the semiconductor body along a surface at the second side. The method further includes attaching the semiconductor body to a carrier via the second side.
- According to a method of manufacturing a semiconductor body, the method includes forming a pattern on a first side of a substrate. The method further includes forming a semiconductor layer on the first side of the substrate. The method further includes attaching the substrate and the semiconductor layer to a carrier via a surface of the semiconductor layer. The method further includes removing the substrate from a second side opposite to the first side.
- According to a method of manufacturing a semiconductor device, the method includes forming a gate dielectric and a gate electrode at a first side of a semiconductor body. The method further includes forming at least one first conductive layer at a second side of the semiconductor body opposite to the first side. The method further includes forming a conductive layer pattern on the at least one first conductive layer, wherein a thickness of the conductive layer pattern is adjusted between 0.5 μm and 50 μm.
- Those skilled in the art will recognize additional features and advantages upon reading the following detailed description, and upon viewing the accompanying drawings.
- The accompanying drawings are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification. The drawings illustrate the embodiments of the present invention and together with the description serve to explain principles of the invention. Other embodiments of the invention and intended advantages will be readily appreciated as they become better understood by reference to the following detailed description. The elements of the drawings are not necessarily to scale relative to each other. Like reference numerals designate corresponding similar parts.
-
FIG. 1 is a schematic and simplified cross-sectional view of a portion of a semiconductor device including a first contact trench at a first side of a semiconductor body and a second contact trench at a second side of the semiconductor body. -
FIG. 2A is a schematic cross-sectional view of a part of the semiconductor body illustrated inFIG. 1 including n-doped and p-doped regions electrically coupled to the second contact trench according to one embodiment. -
FIG. 2B is a schematic cross-sectional view of a part of the semiconductor body illustrated inFIG. 1 including n-doped and p-doped regions electrically coupled to the second contact trench according to another embodiment. -
FIG. 2C is a schematic cross-sectional view of a part of the semiconductor body illustrated inFIG. 1 including an n+-doped region electrically coupled to the second contact trench according to one embodiment. -
FIG. 2D is a schematic cross-sectional view of a part of the semiconductor body illustrated inFIG. 1 including the second contact trench with a sidewall angle α. -
FIG. 3 is a schematic cross-sectional view of a portion of a vertical field effect transistor including a first contact trench at a first side of a semiconductor body and a second contact trench at a second side of the semiconductor body. -
FIG. 4 is a schematic cross-sectional view of a portion of the vertical field effect transistor ofFIG. 3 mounted to a carrier via the second side of the semiconductor body. -
FIG. 5 is a schematic cross-sectional view of a portion of a semiconductor body including several semiconductor devices at opposing first and second sides and a first contact trench at a first side of a semiconductor body and a second contact trench at a second side of the semiconductor body. -
FIG. 6 is a schematic cross-sectional view of a portion of an integrated circuit including circuit blocks electrically insulated via a deep trench isolation. -
FIG. 7 is a simplified flow chart of a method of manufacturing an integrated circuit according to an embodiment. -
FIG. 8A is a schematic cross-sectional view of a semiconductor body after forming a deep trench isolation at a first side between a first circuit part and a second circuit part and removing the semiconductor body from a second side opposite to the first side. -
FIG. 8B is a schematic cross-sectional view of the semiconductor body ofFIG. 8A after removing a part of the semiconductor body from the second side in the second circuit part. -
FIG. 8C is a schematic cross-sectional view of the semiconductor body ofFIG. 8B after forming a dielectric layer adjoining the semiconductor body at the second side in the first and second circuit parts. -
FIG. 8D is a schematic cross-sectional view of the semiconductor body ofFIG. 8C after removing the dielectric layer in the first circuit part at the second side. -
FIG. 9 is a simplified flow chart of a method of manufacturing a semiconductor body according to an embodiment. -
FIG. 10A is a schematic cross-sectional view of a substrate after forming a layer on a first side of the substrate. -
FIG. 10B is a schematic cross-sectional view of the substrate ofFIG. 10A after patterning the layer leading to a patterned layer. -
FIG. 10C is a schematic cross-sectional view of the substrate ofFIG. 10B after forming a semiconductor layer on the first side of the substrate. -
FIG. 10D is a schematic cross-sectional view of the semiconductor layer ofFIG. 10C after attaching the substrate and the semiconductor layer to a carrier and after removing the substrate. -
FIG. 10E is a schematic cross-sectional view of the semiconductor layer ofFIG. 10D after removing the patterned layer. -
FIGS. 11A to 11D and 12A to 12C illustrate schematic cross-sectional views of different embodiments of manufacturing a semiconductor device including a conductive layer pattern at a rear side of a semiconductor body. - In the following detailed description, reference is made to the accompanying drawings, which form a part hereof, and in which are shown by way of illustrations specific embodiments in which the invention may be practiced. It is to be understood that other embodiments may be utilized and structural or logical changes may be made without departing from the scope of the present invention. For example, features illustrated or described for one embodiment can be used on or in conjunction with other embodiments to yield yet a further embodiment. It is intended that the present invention includes such modifications and variations. The examples are described using specific language which should not be construed as limiting the scope of the appending claims.
- The drawings are not scaled and are for illustrative purposes only. For clarity, corresponding elements have been designated by the same references in the different drawings if not stated otherwise.
- Terms such as “first”, “second”, and the like, are used to describe various elements, regions, sections, etc. and are also not intended to be limiting. Like terms refer to like elements throughout the description.
- The terms “having”, “containing”, “including”, “comprising” and the like are open and the terms indicate the presence of stated structures, elements or features but not preclude additional elements or features.
- The articles “a”, “an” and “the” are intended to include the plural as well as the singular, unless the context clearly indicates otherwise.
- The Figures illustrate relative doping concentrations by indicating “−” or “+” next to the doping type “n” or “p”. For example, “n−” means a doping concentration which is lower than the doping concentration of an “n”-doping region while an “n+”-doping region has a higher doping concentration than an “n”-doping region. Doping regions of the same relative doping concentration do not necessarily have the same absolute doping concentration. For example, two different “n”-doping regions may have the same or different absolute doping concentrations.
- The term “electrically connected” describes a permanent low-ohmic connection between electrically connected elements, for example a direct contact between the concerned elements or a low-ohmic connection via a metal and/or highly doped semiconductor. The term “electrically coupled” includes that one or more intervening element(s) adapted for signal transmission may be provided between the electrically coupled elements, for example elements that are controllable to temporarily provide a low-ohmic connection in a first state and a high-ohmic electric decoupling in a second state.
-
FIG. 1 is a schematic and simplified cross-sectional view of a portion of asemiconductor device 100 according to an embodiment. Thesemiconductor device 100 includes asemiconductor body 105. According to an embodiment, thesemiconductor body 105 is a monocrystalline silicon substrate. According to other embodiments, thesemiconductor substrate 105 includes other semiconductor materials, e.g. SiC or GaN. Thesemiconductor body 105 may further include none, one or a plurality of semiconductor layers, e.g. epitaxial semiconductor layer on the semiconductor substrate. - The
semiconductor device 100 further includes afirst contact trench 110 at afirst side 112, e.g. front side of thesemiconductor body 105 and asecond contact trench 115 at asecond side 117, e.g., the back side of thesemiconductor body 105. - The
first contact trench 110 includes a firstconductive material 114 and thesecond contact trench 115 includes a secondconductive material 119. The first and secondconductive materials second materials second sides - The
semiconductor device 100 further includes known elements specific to thesemiconductor device 100. In one embodiment, thesemiconductor device 100 is a diode and includes a p-doped anode and an n-doped cathode. In another embodiment, thesemiconductor device 100 is a field effect transistor (FET) and at least includes a source region, a body region, a drain region, a gate dielectric and a gate electrode. According to an embodiment, the semiconductor device is a vertical semiconductor device including a first device terminal, e.g. source terminal or anode terminal at thefirst side 112 and a second device terminal, e.g. drain terminal or cathode terminal at thesecond side 117. - Formation of contact trenches at the
first side 112 and thesecond side 117, i.e. at bothsides semiconductor body 105 made of or including silicon when filling the trench at least partly with an appropriate conductive material, e.g. Cu, or a combination of W and Cu, or a combination of W and Cu and barrier layer(s). In this case, compressive strain may be present not only in a channel region of a vertical FET but also in layer(s) below, e.g. an epitaxial layer and/or a semiconductor substrate. As an example, compressive strain may be distributed over a chip area via a corresponding pattern of the contact trenches, e.g., area(s) requiring a higher charge carrier mobility in a cell area and/or edge area may include a higher proportion of area of contact trenches. A current density distribution over the chip area may therefore be adjusted. As an example, increasing a current density capability in an edge area of a transistor device may be achieved with a proportional area of contact trenches in the edge area that is higher than in the cell area. The compressive strain, and thus a charge carrier mobility in silicon, can thereby be increased in the edge area. - In one embodiment, a width w2 of the
second contact trench 115 ranges between 0.1 μm and 10 μm. Likewise, a width w1 of thefirst contact trench 110 may range between 0.1 μm and 2 μm. - In one embodiment, a depth d2 of the
second contact trench 115 ranges between 0.1 μm and 50 μm. Likewise, a depth d1 of thefirst contact trench 115 ranges between 0.1 μm and 5 μm. - At the
first side 112, a pattern of first contact trenches may be arranged. The first contact trenches or at least some of the first contact trenches may differ with regard to one or more of width, depth, taper, and contact trench geometry. For example, contact trench geometries include stripes, closed loops, and polygons. The first contact trenches or at least some the first contact trenches may also differ with regard to the first conductive material. As an example, the first contact material includes one or a combination of Ti, TiN, W, TiW, Ta, Cu, Al, AlSiCu, AlCu, doped semiconductor material other than the material of thesemiconductor body 105, and carbon nanotubes. Further, the first contact trenches may additionally include diffusion barrier layer(s) and dielectrics, for example aluminum oxide, e.g. Al2O3 and/or aluminum nitride, e.g. AlN. - At the
second side 117, a pattern of second contact trenches may be arranged. The second contact trenches or at least some of the first contact trenches may differ with regard to one or more of width, depth, taper, and contact trench geometry. For example, contact trench geometries include stripes, closed loops, and polygons. The second contact trenches or at least some the first contact trenches may also differ with regard to the first conductive material. As an example, the second contact material includes one or a combination of Ti, TiN, W, TiW, Ta, Cu, Al, AlSiCu, AlCu, doped semiconductor material other than the material of thesemiconductor body 105, and carbon nanotubes. Further, the second contact trenches may additionally include diffusion barrier layer(s) and dielectrics, for example aluminum oxide, e.g. Al2O3 and/or aluminum nitride, e.g. AlN. - Apart from the beneficial effect of improved overall charge carrier mobility due to compressive strain induced by the first and
second contact trenches second sides second contact trenches semiconductor body 105. As an example, heat generated in thesemiconductor body 105 during operation of thesemiconductor device 100 may be more efficiently dissipated via the first andsecond contact trenches second sides semiconductor body 105, the first and secondconductive materials -
FIG. 2A is a schematic cross-sectional view of apart 120 b of thesemiconductor body 105 illustrated inFIG. 1 including n+-doped and p+-dopedregions conductive material 119 ofsecond contact trench 115 according to one embodiment. In the embodiment illustrated inFIG. 2A , the n+-doped regions adjoin a first part of thesecond contact trench 115 that is closer to thesecond side 117 than a second part of thesecond trench 115 adjoining the p+-dopedregion 1260. In other words, when defining a top side of thesecond trench 115 as being closer to thesecond side 117 than a bottom side of thesecond contact trench 115, the p+-dopedregion 1260 adjoins a bottom side of thesecond contact trench 115. The n+-doped and p+-dopedregions semiconductor body 105. As an example, the p-well 127 may be a body region of an n-channel FET formed at thesecond side 117, the p+-dopedregion 1260 may be a body contact region and the n+-dopedregion 1250 may be a source region. -
FIG. 2B is a schematic cross-sectional view of apart 120 b of thesemiconductor body 105 illustrated inFIG. 1 including n+-doped and p+-dopedregions conductive material 119 ofsecond contact trench 115 according to another embodiment. In the embodiment illustrated inFIG. 2B , the p+-dopedregions 1251 adjoin a first part of thesecond contact trench 115 that is closer to thesecond side 117 than a second part of thesecond contact trench 115 adjoining the n-dopedregion 1251. In other words, when defining a top side of thesecond contact trench 115 as being closer to thesecond side 117 than a bottom side of thesecond contact trench 115, the n+-dopedregion 1251 adjoins a bottom side of thesecond contact trench 115. The n+-doped and p+-dopedregions semiconductor body 105. As an example, the n-dopedregion 1251 may be a body contact region and the p-dopedregion 1261 may be a source region of a p-channel FET. -
FIG. 2C is a schematic cross-sectional view of apart 120 b of thesemiconductor body 105 illustrated inFIG. 1 including an n+-dopedregion 128 electrically coupled to theconductive material 119 of thesecond contact trench 115 according to one embodiment. The n+-dopedregion 128 may be a part of a highly n-doped semiconductor substrate, e.g. a highly n-doped silicon substrate. As an example, theconductive material 119 in thesecond contact trench 115 may electrically couple a drain of a vertical FET at a backside of a semiconductor chip. -
FIG. 2D is a schematic cross-sectional view of apart 120 b of thesemiconductor body 105 illustrated inFIG. 1 including thesecond contact trench 115 with a sidewall angle α relative to a direction perpendicular to thesecond side 117. According to an embodiment, the sidewall angle α ranges between 0° and 44°. An n+-dopedregion 128 as part of thesemiconductor body 105 is electrically coupled to theconductive material 119 in thesecond contact trench 115. Similar to the embodiment illustrated inFIG. 2C , the n+-dopedregion 128 may be a part of a highly n-doped semiconductor substrate, e.g. a highly n-doped silicon substrate. As an example, theconductive material 119 in thesecond contact trench 115 may electrically couple a drain of a vertical FET at a backside of a semiconductor chip. -
FIG. 3 is a schematic cross-sectional view of a portion of avertical power FET 300 according to an embodiment. Thevertical power FET 300 includes asemiconductor body 305, e.g. a monocrystalline silicon semiconductor body. Thesemiconductor body 305 includes an n+-dopedsemiconductor substrate 306, e.g., an n+-doped silicon substrate, and an n-dopedsemiconductor layer 307, e.g., an n-doped epitaxial silicon layer thereon. As an example, the concentration of n-doping and thickness of thesemiconductor layer 307 may be chosen to meet requirements on blocking voltage capabilities and on-state resistance, for example. - The
vertical power FET 300 further includesfirst contact trenches 310 at afirst side 312, e.g. the front side of thesemiconductor body 305 andsecond contact trenches 315 at asecond side 317, e.g. the back side of thesemiconductor body 305. - The
first contact trenches 310 include a firstconductive material 314 and thesecond contact trenches 315 include a secondconductive material 319. The details on shape and material of the contact trenches and fillings described with reference toFIG. 1 apply to the first andsecond contact trenches conductive materials - The
vertical power FET 300 further includesgate trenches 330 extending from thefirst side 312 into the n-dopedsemiconductor layer 307. In each of the gate trenches 330 adielectric structure 331 electrically insulates agate electrode 332 from anoptional field electrode 333. Thegate electrode 332 and the field electrode may consist of or include a conductive material, e.g. a doped semiconductor material such as doped polysilicon and/or metal. Thevertical power FET 300 may include none, one, two, three or even more optional field electrodes. A number of the optional field electrodes may depend on the voltage blocking requirements of thevertical power FET 300. The optional field electrodes may be alternately arranged along a vertical direction perpendicular to thefirst side 312. As an example, field electrodes may be electrically coupled to a source potential of thevertical power FET 300. Thedielectric structure 331 may include a number of dielectric materials or dielectric parts, e.g. a gate dielectric such as a gate oxide, a field dielectric such as a field oxide and a top dielectric such as a top oxide. A gate dielectric part of thedielectric structure 331 is located between thegate electrode 332 and a p-dopedbody region 335. The p-dopedbody region 335 is electrically coupled to the firstconductive material 314 of thefirst contact trench 310 at thefirst side 312 via a p+-dopedbody contact region 336. Likewise, an n+-dopedsource region 337 is electrically coupled to the firstconductive material 314 of thefirst contact trench 310 at thefirst side 312. In thevertical power FET 300, a conductivity of a channel region adjoining the gate dielectric between thesource region 337 and the n-dopedsemiconductor layer 307 can be controlled via a voltage applied to thegate electrode 332. - The first
conductive material 314 is electrically connected to a firstconductive layer 340 interconnecting thesource regions 337 andbody regions 335 of different transistor cells of thevertical power FET 300. The firstconductive material 314 and a material of the firstconductive layer 340 may be the same or include common constituent parts, e.g. metal(s), metal alloy(s), metal silicide(s), doped semiconductor material(s) or a combination thereof. In other words, the firstconductive material 314 and a material of the firstconductive layer 340 together form a continuous conductive material. As an example, the firstconductive material 314 and the firstconductive layer 340 may be formed by a same manufacturing process, e.g. chemical vapor deposition (CVD), physical vapor deposition (PVD), atomic layer deposition (ALD), a sputter process, electroplating or a combination thereof. - In the
vertical power FET 300 current flows between thefirst contact trenches 310 at thefirst side 312 and thesecond contact trenches 315 at thesecond side 317. Thesecond contact trenches 315 and the secondconductive material 319 at thesecond side 317 constitute a drain contact. The n+-dopedsemiconductor substrate 306 and the n-dopedsemiconductor layer 307 between thebody regions 335 and thesecond side 317 form a drift zone of thevertical power FET 300. Similar to the firstconductive material 314 and theconductive layer 340 at thefirst side 312, the secondconductive material 319 is electrically connected to a secondconductive layer 341. The secondconductive material 319 and a material of the secondconductive layer 341 may be the same or include common constituent parts, e.g. metal(s), metal alloy(s), metal silicide(s), doped semiconductor material(s) or a combination thereof. In other words, the secondconductive material 319 and a material of the secondconductive layer 341 together form a continuous conductive material. As an example, the firstconductive material 319 and the secondconductive layer 341 may be formed with a same manufacturing process, e.g. chemical vapor deposition (CVD), physical vapor deposition (PVD), atomic layer deposition (ALD), a sputter process, electroplating or a combination thereof. - In the embodiment illustrated in
FIG. 3 , the continuous conductive material including the secondconductive material 319 and the secondconductive layer 341 material cover a surface of thesemiconductor body 305 at thesecond side 317. Anouter surface 345 of the continuous conductive material at thesecond side 317 is predominantly flat and includesrecesses 346 congruent with thesecond contact trenches 315. Therecesses 346 provide a further benefit of thesecond contact trenches 315 as will be described with reference toFIG. 4 . -
FIG. 4 is a schematic cross-sectional view of aportion 350 of the verticalfield effect transistor 300 ofFIG. 3 mounted to acarrier 352, e.g. lead frame via thesecond side 317 of thesemiconductor body 305. When formingsolder 354 between the continuous contact material at thesecond side 317 of the verticalfield effect transistor 300 and thecarrier 352, e.g. by a diffusion soldering process, recesses 344 remain as voids 355 between the continuous contact material and thecarrier 352. Since the voids 355 are congruent withsecond contact trenches 315, arrangement of the voids 355, e.g. distance between voids 355 and lateral dimensions of the voids 355 can be adjusted by formation of thesecond contact trenches 319. This allows for a benefit with regard to a known process lacking a predefined pattern of voids at thesecond side 317. In the known process, voids having lateral dimensions of several 10 μm or even more than 50 μm result between a semiconductor body and a carrier from a soldering process, e.g. diffusion soldering. Voids having lateral dimensions of this size have a negative impact on dissipation of heat generated in the semiconductor body of the device. As an example, a risk of detrimental or even destructive current filaments increases with increasing lateral dimensions of voids. Thesecond contact trenches 315 at thesecond side 317 and the voids 355 resulting thereof allow to improve dissipation of heat generated in the semiconductor body of the device and to counteract occurrence of detrimental or even destructive current filaments. The contact trenches at the first and/orsecond sides field effect transistor 300 improve heat dissipation due to superior heat dissipation capabilities compared to a surrounding semiconductor body. A pattern of contact trenches may be adapted to achieve a homogeneous heat distribution within the semiconductor body, e.g. by concentrating contact trenches near bond wires. The heat distribution within the semiconductor body may be further influenced by adjusting a distribution, a density, a width and a depth of contact trenches in the semiconductor body. As an example, contact trenches may extend deep into the semiconductor body from a rear side and close to a pn junction at or near a front side. Heat generated at the pn junction may thereby be dissipated via the contact trenches to the rear side. -
FIG. 5 is a schematic cross-sectional view of a portion of an n-dopedsemiconductor body 505 including semiconductor devices at opposing first andsecond sides first contact trench 510 at thefirst side 512 of thesemiconductor body 505 andsecond contact trenches second side 517 of thesemiconductor body 505. - Semiconductor devices and semiconductor regions are illustrated in
FIG. 5 as examples. These examples include avertical trench FET 560, aplanar gate FET 561, abody structure 562 of a FET at thesecond side 517, a first contact 563 to an n+-doped semiconductor region 564 at thesecond side 517, a second contact 565 to a p+-doped semiconductor region 566 at thesecond side 517 and thesecond contact trench 515 b including a secondconductive material 519 b electrically coupled to an n+-dopedregion 564 b and a p+-dopedregion 566 b adjoining thesecond contact trench 515 b. - The
vertical trench FET 560 further includesgate trenches 530. Each of thegate trenches 530 includes adielectric structure 531. Thedielectric structure 531 electrically isolates agate electrode 532 and afield electrode 533 from the surrounding n-dopedsemiconductor body 505. A p-dopedbody region 535 and an n+-dopedsource region 537 are located between and adjoin thegate trenches 530. The p-doped body region is electrically coupled to the firstconductive material 514 in thefirst contact trench 510 via a p+-dopedbody contact region 536. - The
planar gate FET 561 includes aplanar gate electrode 572, e.g. a polysilicon gate electrode electrically isolated from a p-dopedbody region 575 via agate dielectric 571. Theplanar gate FET 561 further includes a p-dopedbody region 575, an n+-dopedsource region 577 and an n+-dopeddrain region 578. In the p-dopedbody region 575 a p+-dopedbody contact region 576 is formed. - The
body structure 562 includes thesecond contact trench 515 a filled with a secondconductive material 519 a. The secondconductive material 519 a is electrically coupled to a p-dopedbody region 585 and to an n+-doped source/drain region 587. - At the first side 512 a
first contact pattern 590 a surrounded by a first dielectric 591 a, afirst wiring pattern 592 a surrounded by asecond dielectric 591 b, asecond contact pattern 590 b surrounded by athird dielectric 591 c and asecond wiring pattern 592 b constitute or form part of a wiring area at thefirst side 512 configured to connect and interconnect the elements formed in thesemiconductor body 505 at thefirst side 512. Some of the elements in the wiring area may be formed together, i.e. formed of a continuous and same material. As an example, thesecond wiring pattern 592 b and thesecond contact pattern 590 b may be processed together. - Similar to the wiring area at the
first side 512, a third contact pattern 590 c including the first and second contacts 563, 565, afourth dielectric 591 d surrounding thethird contact pattern 591 c and athird wiring pattern 592 c constitute or form part of a wiring area at thesecond side 517. -
FIG. 6 is a schematic cross-sectional view of a portion of anintegrated circuit 600 including afirst circuit block 601 and asecond circuit block 602 electrically isolated via adeep trench isolation 603. Thedeep trench isolation 603 may includepolysilicon 603 a electrically isolated from the surroundingsemiconductor body 605 via a dielectric 603 b such as an oxide, e.g. SiO2. According to another embodiment, thedeep trench isolation 603 lacks conductive material. Each of the first and second circuit blocks 601 and 602 includes functional elements, e.g. n-doped and/or p-doped semiconductor regions, dielectrics, or electrodes formed in or on asemiconductor body 605. The first circuit block is a power device, e.g. a power FET or a power double-diffused metal oxide semiconductor FET (DMOSFET) which may be of single or multi-channel type, e.g. double channel type. In case of multi-channel type FETs, a common drain may be at asecond side 617, e.g. back side and separate sources may be at afirst side 612, e.g. front side. Thesecond circuit block 602 includes analog and/or digital circuits, e.g. gate drivers. - The
semiconductor body 605 includes astep 606 along a surface at thesecond side 617. A thickness d20 of thesecond circuit block 602 is smaller than a thickness d10 of thefirst circuit block 601. A height h of thestep 606 may range between 0.2 μm and 10 μm. A dielectric 608 at thesecond side 617 further electrically isolates thesecond circuit block 602. - An
optional seed layer 621 including e.g. Ti and TiWCu or a combination thereof and aback side metal 656 including e.g. Cu, Sn, Ag or a combination thereof are electrically connected to thesemiconductor body 605 of thefirst circuit block 601. - The
semiconductor body 605 is mounted to acarrier 652, e.g. lead frame via thesecond side 617 of thesemiconductor body 605. When formingsolder 654 between theback side metal 656 at thesecond side 617 and thecarrier 652, e.g. by a diffusion soldering process recesses a void 655 remains between theback side metal 656 and thecarrier 652 in thesecond circuit block 602 which is thermally inactive other than the electrically and thermally activefirst circuit block 601. Thus, thevoid 655 is fixed to an area of the thermally inactivesecond circuit block 602 counteracting formation of voids in the thermally and electrically activefirst circuit block 601. This allows for improving the electrical and thermal coupling between thefirst circuit block 601 and thecarrier 652. -
FIG. 7 is a simplified flow chart of a method of manufacturing an integrated circuit according to an embodiment. - Process feature S700 includes forming a first circuit part and a second circuit part in a semiconductor body including a first side and a second side opposite to the first side.
- Process feature S710 includes forming a deep trench isolation in the semiconductor body between the first circuit part and the second circuit part.
- Process feature S720 includes forming a step in the semiconductor body along a surface at the second side.
- Process feature S730 includes attaching the semiconductor body to a carrier via the second side.
- In one embodiment, forming the step along the surface at the second side includes forming a mask over at least part of the semiconductor body in the first circuit part at the second side, and removing at least part of the semiconductor body in the second circuit part from the second side.
- In another embodiment, forming the deep trench isolation in the semiconductor body between the first circuit part and the second circuit part includes a) etching a deep trench into the semiconductor body from the first side, b) lining the deep trench with an insulating layer, c) filling the trench with a conductive material and d) removing the semiconductor body from the second side up to a bottom side of the deep trench.
-
FIG. 8A is a schematic cross-sectional view of asemiconductor body 805, e.g. a semiconductor substrate including optional semiconductor layer(s) thereon after forming adeep trench isolation 803 at afirst side 812 between afirst circuit part 801 and asecond circuit part 802. Processing thesemiconductor body 805 up to the status as illustrated inFIG. 8A may further include the following processes. - The
deep trench isolation 803 may be formed by forming a hard mask pattern on thefirst side 812. Then, a deep trench may be etched into thesemiconductor body 805, e.g. by a dry etch process such as plasma etching. Thereafter, a dielectric, e.g. a field oxide may be formed in the trench, e.g. by conformal deposition using an appropriate method such as low pressure chemical vapor deposition (LPCVD). The trench may then be filled up with conductive material(s), e.g. doped polysilicon and/or metal. Known processes follow to form circuit elements of the first and second and further optional circuit blocks. These known processes include processes such as ion implantation, etching, and layer deposition. Formation of a wiring area including wiring patterns, e.g. conductive patterns and interlayer dielectrics follows. After attaching thesemiconductor body 805 via thefirst side 812 to a carrier, the semiconductor body is then removed from asecond side 817 opposite to thefirst side 812 up to a bottom side of the trenches. As an example, the dielectric 803 b may trigger an etch stop signal. -
FIG. 8B is a schematic cross-sectional view of the semiconductor body ofFIG. 8A after removing a part of thesemiconductor body 805 from thesecond side 817 in thesecond circuit part 802. Removing of the part of thesemiconductor body 805 may be carried out by formation of anetch mask 842, e.g. resin mask and an etch process such as physical plasma etching. -
FIG. 8C is a schematic cross-sectional view of thesemiconductor body 805 ofFIG. 8B after removing theetch mask 842 and forming a dielectric 808 adjoining thesemiconductor body 805 at thesecond side 817. As an example, the dielectric 808 may be and oxide, e.g. SiO2 or nitride, e.g. Si3N4 or a combination thereof. -
FIG. 8D is a schematic cross-sectional view of thesemiconductor body 805 ofFIG. 8C after removing a part of the dielectric 808. The dielectric 808 remains in thesecond circuit part 802 at the second side and is removed from a main area, i.e. more than 75% or, more than 90% of thefirst circuit part 801 at thesecond side 817. As an example, the dielectric 808 may be removed from thesecond side 817 by an etch process and/or by chemical mechanical polishing (CMP). - Further processes follow and result in an integrated circuit as illustrated in
FIG. 6 , e.g. formation of an optional seed layer at thesecond side 817, formation of a back side metal, and mounting of the semiconductor body to a carrier such as a lead frame. -
FIG. 9 is a simplified flow chart of a method of manufacturing a semiconductor body according to an embodiment. - Process feature S900 includes forming a pattern at a first side of a substrate.
- Process feature S910 includes forming a semiconductor layer on the first side of the substrate.
- Process feature S920 includes attaching the substrate and the semiconductor layer to a carrier via a surface of the semiconductor layer.
- Process feature S930 includes removing the substrate from a second side opposite to the first side.
- The above method allows for a simple manufacturing of semiconductor devices and integrated circuits including a semiconductor body with a patterned back side. Semiconductor devices and integrated circuits described in the embodiments above may include the above process features. As an example, complex patterning/adjustment from a front side to a back side and high temperature budgets after front side processing and wafer thinning can be avoided.
-
FIG. 10A is a schematic cross-sectional view of asubstrate 1005, e.g. a semiconductor substrate, after forming alayer 1001 on afirst side 1012. Thelayer 1001 may be formed by a deposition technique, e.g. chemical vapor deposition (CVD). Thelayer 1001 may be of the same material than the material of thesubstrate 1005 or of a material other than the material of thesubstrate 1005. As an example, thelayer 1001 may be a dielectric layer. As a further example, thelayer 1001 may include one layer or a layer stack of materials such as oxides, e.g. SiO2 and nitrides, e.g. Si3N4. As a further example, thelayer 1001 may be formed by thermal oxidation of a surface of thesubstrate 1005 resulting in a thermally grown oxide, e.g. SiO2 in the case of asilicon semiconductor substrate 1005. -
FIG. 10B is a schematic cross-sectional view of thesubstrate 1005 ofFIG. 10A after patterning thelayer 1001 leading to a patternedlayer 1001 a. Patterning of thelayer 1001 may be carried out by a lithographic process, e.g. covering thelayer 1001 with a lithographically patterned mask, e.g. resist or hard mask and selective removal of the layer parts via openings of the patterned mask. The patternedlayer 1001 a illustrated inFIG. 10B may correspond to a pattern of contact trenches and/or voids to be formed by further processes. These contact trenches and voids allow for various technical benefits as described in the embodiments above. -
FIG. 10C is a schematic cross-sectional view of thesubstrate 1005 ofFIG. 10B after forming asemiconductor layer 1008 on thefirst side 1012 of thesubstrate 1005. Thesemiconductor layer 1008 may be formed by chemical vapor deposition (CVD), e.g. by selective epitaxial growth in case of a semiconductor substrate and a dielectric patterned layer. Doping concentration and thickness of the semiconductor layer may be adjusted to voltage blocking requirements and/or on-state resistance requirements of a semiconductor device to be manufactured in thesemiconductor layer 1008. -
FIG. 10D is a schematic cross-sectional view of thesemiconductor layer 1008 ofFIG. 10C after attaching thesubstrate 1005 and thesemiconductor layer 1008 to a carrier, e.g. a glass carrier or ceramic carrier via a surface of thesemiconductor layer 1008. Thesubstrate 1005 is removed from a second side 1017 (seeFIG. 10C ) opposite to thefirst side 1012. As an example, thesubstrate 1005 may be thinned by an etch process, by grinding or a combination thereof. As an example, etching thesubstrate 1005 may be terminated when reaching the patternedlayer 1001 a. The patternedlayer 1001 a may trigger an etch stop signal being a change in a characteristic monitored during etching or grinding. -
FIG. 10E is a schematic cross-sectional view of thesemiconductor layer 1008 ofFIG. 10D after removing the patternedlayer 1001 a. As an example, the patternedlayer 1001 a may be removed by an etch process, e.g. by hydrofluoric acid (HF) when removing SiO2. After removal of the patternedlayer 1001 a, arecess pattern 1015 congruent with the patternedlayer 1001 a remains. Therecess pattern 1015 may be further processed to realize any desired back side pattern of a semiconductor body. Examples of patterns and the resulting technical benefits are described in the embodiments above and include contact trench patterns and void patterns or any combination thereof. - Before attaching the
semiconductor layer 1008 to thecarrier 1010, known process flows, e.g. ion implantation, lithography, etching, and layer deposition may be carried out to form semiconductor devices and circuit elements, e.g. FETs, insulated gate bipolar transistors (IGBTs), diodes, bipolar transistors, resistors, and capacitors in thesemiconductor layer 1008. - In one embodiment (not shown), the patterned layer may be formed by patterning the substrate at the first side, e.g. by forming recesses in the surface of the substrate at the first side. The recesses my be formed by masked etching the first side of the substrate or by processing the first side of the substrate with a laser beam.
-
FIG. 11A is a schematic cross-sectional view of asemiconductor body 1105, e.g. a semiconductor substrate including one or several semiconductor layers thereon. The semiconductor body includes at least one of aplanar gate structure 1170 including aplanar gate dielectric 1171 and aplanar gate electrode 1172 and atrench gate structure 1175 including atrench gate dielectric 1176 and atrench gate electrode 1177 at afirst side 1112, e.g. a front side of thesemiconductor body 1105. - At least one
conductive layer 1179 is formed at asecond side 1117, e.g. a rear side of thesemiconductor body 1105. The at least oneconductive layer 1179 may include one or any combination of Ag, Ti, W, TiN, Cu, Al, Sn, Ag. According to one embodiment, an outermost layer of the at least oneconductive layer 1179 is a noble metal. Formation of the at least oneconductive layer 1179 may include any suitable process including physical vapor deposition (PVD), chemical vapor deposition (CVD) and electro-chemical deposition (ECD). - A second
conductive layer 1180 is formed on the at least one firstconductive layer 1179. According to one embodiment, the secondconductive layer 1180 is formed as a copper layer, e.g. by ECD. A thickness of the secondconductive layer 1180 is adjusted between 0.5 μm and 50 μm. According to an embodiment, a material of the at least one conductive layer adjoining the conductive layer pattern is selectively etchable with respect to a material of the first conductive layer. For example, the material of the at least one conductive layer adjoining the conductive layer pattern is a noble metal and the material of the second conductive layer is Cu. - Referring to the schematic cross-sectional view of the
semiconductor body 1105 illustrated inFIG. 11B , anetch mask pattern 1181 is formed on the secondconductive layer 1180, e.g. a lithographically patterned resist layer or a lithographically patterned hard mask. - Referring to the schematic cross-sectional view of the
semiconductor body 1105 illustrated inFIG. 11C , the secondconductive layer 1180 is selectively etched with respect to an outermost material of the at least one firstconductive material 1179, e.g. by isotropic etching such as wet etching or by anisotropic etching. A remaining part of the secondconductive layer 1180 constitutes aconductive layer pattern 1180′. - Referring to the schematic cross-sectional view of the
semiconductor body 1105 illustrated inFIG. 11D , theetch mask pattern 1181 is removed, e.g. by etching, resist stripping, chemical mechanical polishing (CMP) or a combination thereof. Similar to the embodiment described with reference toFIG. 6 andFIGS. 8A to 8D , thesemiconductor body 1105 may be mounted to a carrier, e.g. a lead frame, via thesecond side 1117 of thesemiconductor body 1105. Voids are included in theconductive layer pattern 1180′ between the carrier and the at least one firstconductive layer 1179. Theconductive layer pattern 1180′ may be appropriately designed to locate the voids in areas of thesemiconductor body 1105 which are thermally inactive, i.e., areas other than electrically and thermally active parts of thesemiconductor body 1105 where a material of theconductive layer pattern 1180′ is present. Thus, the voids can be fixed to an area of a thermally inactive circuit block, e.g. a circuit block other than a power device, thereby counteracting formation of voids in a thermally and electrically active other circuit block. - Similar benefits can be achieved by the process illustrated in
FIGS. 12A and 12B . Since the process illustrated inFIGS. 12A and 12B has a number of process elements similar to the process illustrated inFIGS. 11A to 11D , the following description will refer to differences in these processes, and reference is drawn to the description related toFIGS. 11A to 11D as regards similarities. - Referring to the schematic cross-sectional view of the
semiconductor body 1105 illustrated inFIG. 12A , amask pattern 1190 is formed on at least oneconductive layer 1179. According to an embodiment, themask pattern 1190 includes a material that can be selectively removed with respect to a material of theconductive layer pattern 1180′ formed in openings of the mask pattern 1190 (c.f.FIG. 12B ). - Referring to the schematic cross-sectional view of the
semiconductor body 1105 illustrated inFIG. 12C , themask pattern 1190 is selectively removed with respect to theconductive layer pattern 1180′, e.g. by etching, resist stripping or a combination thereof. - Features of the above described embodiments may be combined in any way unless they do not exclude each other. The specific conductivity types used to describe the above embodiments are examples and likewise apply with complementary conductivity types.
- Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that a variety of alternate and/or equivalent implementations may be substituted for the specific embodiments shown and described without departing from the scope of the present invention. This application is intended to cover any adaptations or variations of the specific embodiments discussed herein. Therefore, it is intended that this invention be limited only by the claims and the equivalents thereof.
Claims (20)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/235,550 US20190157449A1 (en) | 2012-08-20 | 2018-12-28 | Semiconductor Device Having Contact Trenches Extending from Opposite Sides of a Semiconductor Body |
US17/824,198 US20220285550A1 (en) | 2012-08-20 | 2022-05-25 | Semiconductor Device Having Contact Trenches Extending from Opposite Sides of a Semiconductor Body |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/589,717 US9281359B2 (en) | 2012-08-20 | 2012-08-20 | Semiconductor device comprising contact trenches |
US15/051,105 US20160197070A1 (en) | 2012-08-20 | 2016-02-23 | Semiconductor Device Having Contact Trenches Extending from Opposite Sides of a Semiconductor Body |
US16/235,550 US20190157449A1 (en) | 2012-08-20 | 2018-12-28 | Semiconductor Device Having Contact Trenches Extending from Opposite Sides of a Semiconductor Body |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/051,105 Continuation US20160197070A1 (en) | 2012-08-20 | 2016-02-23 | Semiconductor Device Having Contact Trenches Extending from Opposite Sides of a Semiconductor Body |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/824,198 Continuation US20220285550A1 (en) | 2012-08-20 | 2022-05-25 | Semiconductor Device Having Contact Trenches Extending from Opposite Sides of a Semiconductor Body |
Publications (1)
Publication Number | Publication Date |
---|---|
US20190157449A1 true US20190157449A1 (en) | 2019-05-23 |
Family
ID=50099481
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/589,717 Expired - Fee Related US9281359B2 (en) | 2012-08-20 | 2012-08-20 | Semiconductor device comprising contact trenches |
US15/051,105 Abandoned US20160197070A1 (en) | 2012-08-20 | 2016-02-23 | Semiconductor Device Having Contact Trenches Extending from Opposite Sides of a Semiconductor Body |
US16/235,550 Abandoned US20190157449A1 (en) | 2012-08-20 | 2018-12-28 | Semiconductor Device Having Contact Trenches Extending from Opposite Sides of a Semiconductor Body |
US17/824,198 Pending US20220285550A1 (en) | 2012-08-20 | 2022-05-25 | Semiconductor Device Having Contact Trenches Extending from Opposite Sides of a Semiconductor Body |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/589,717 Expired - Fee Related US9281359B2 (en) | 2012-08-20 | 2012-08-20 | Semiconductor device comprising contact trenches |
US15/051,105 Abandoned US20160197070A1 (en) | 2012-08-20 | 2016-02-23 | Semiconductor Device Having Contact Trenches Extending from Opposite Sides of a Semiconductor Body |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/824,198 Pending US20220285550A1 (en) | 2012-08-20 | 2022-05-25 | Semiconductor Device Having Contact Trenches Extending from Opposite Sides of a Semiconductor Body |
Country Status (3)
Country | Link |
---|---|
US (4) | US9281359B2 (en) |
CN (1) | CN103633063B (en) |
DE (2) | DE102013022619B3 (en) |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8921973B2 (en) * | 2013-02-27 | 2014-12-30 | Kabushiki Kaisha Toshiba | Semiconductor device |
DE102014111140B4 (en) * | 2014-08-05 | 2019-08-14 | Infineon Technologies Austria Ag | Semiconductor device with field effect structures with different gate materials and method for the production thereof |
DE102014115314B4 (en) * | 2014-10-21 | 2018-10-11 | Infineon Technologies Austria Ag | BIPOLAR TRANSISTOR WITH INSULATED GATE WITH A THERMISTOR WITH NEGATIVE TEMPERATURE COEFFICIENT AND METHOD OF MANUFACTURE |
US10445453B2 (en) * | 2015-04-08 | 2019-10-15 | Mediatek Inc. | Cell layout utilizing boundary cell with mixed poly pitch within integrated circuit |
US9954065B2 (en) | 2015-11-09 | 2018-04-24 | Infineon Technologies Ag | Method of forming a semiconductor device and semiconductor device |
DE102016114389B3 (en) * | 2016-08-03 | 2017-11-23 | Infineon Technologies Austria Ag | Semiconductor device with drift zone and back emitter and method of manufacture |
US9935195B1 (en) | 2017-01-12 | 2018-04-03 | International Business Machines Corporation | Reduced resistance source and drain extensions in vertical field effect transistors |
IT201900001201A1 (en) | 2019-01-28 | 2020-07-28 | St Microelectronics Srl | SEMICONDUCTOR PLATE WITH IMPROVED THERMAL INSULATION BETWEEN A POWER PORTION AND A PERIPHERAL PORTION, MANUFACTURING METHOD, AND PACKAGE HOUSING THE PLATE |
TWI708395B (en) * | 2019-05-15 | 2020-10-21 | 樂鑫材料科技股份有限公司 | Wafer backside thin film structure, semiconductor device including the same, and manufacturing method of wafer backside thin film structure |
US10991702B2 (en) | 2019-05-15 | 2021-04-27 | Nanya Technology Corporation | Semiconductor device and method of preparing the same |
US11411099B2 (en) * | 2019-05-28 | 2022-08-09 | Glc Semiconductor Group (Cq) Co., Ltd. | Semiconductor device |
JP7248541B2 (en) * | 2019-08-23 | 2023-03-29 | 株式会社東芝 | semiconductor equipment |
IT202000001942A1 (en) * | 2020-01-31 | 2021-07-31 | St Microelectronics Srl | ELECTRONIC POWER DEVICE WITH VERTICAL CONDUCTION WITH REDUCED IGNITION RESISTANCE AND RELATED MANUFACTURING PROCESS |
DE102020202036A1 (en) | 2020-02-18 | 2021-08-19 | Robert Bosch Gesellschaft mit beschränkter Haftung | Vertical field effect transistor and method of forming the same |
Family Cites Families (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04368182A (en) | 1991-06-17 | 1992-12-21 | Mitsubishi Electric Corp | Semiconductor device and manufacture thereof |
DE19638439C2 (en) | 1996-09-19 | 2000-06-15 | Siemens Ag | Vertical semiconductor device controllable by field effect and manufacturing process |
DE19848596C2 (en) | 1998-10-21 | 2002-01-24 | Roland Sittig | Semiconductor switch with evenly distributed fine control structures |
US6150708A (en) * | 1998-11-13 | 2000-11-21 | Advanced Micro Devices, Inc. | Advanced CMOS circuitry that utilizes both sides of a wafer surface for increased circuit density |
JP4126872B2 (en) * | 2000-12-12 | 2008-07-30 | サンケン電気株式会社 | Constant voltage diode |
JP4016595B2 (en) * | 2000-12-12 | 2007-12-05 | サンケン電気株式会社 | Semiconductor device and manufacturing method thereof |
WO2004066391A1 (en) * | 2003-01-20 | 2004-08-05 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device |
US20050010413A1 (en) * | 2003-05-23 | 2005-01-13 | Norsworthy Jon Byron | Voice emulation and synthesis process |
DE10333556B4 (en) | 2003-07-23 | 2006-07-06 | Infineon Technologies Ag | Semiconductor device with improved commutation |
DE10345447B4 (en) | 2003-09-30 | 2007-04-26 | Infineon Technologies Ag | Method for producing a semiconductor component |
KR100595884B1 (en) | 2004-05-18 | 2006-07-03 | 엘지전자 주식회사 | Method for manufacturing semiconductor device of Nitride chemical |
US7569443B2 (en) * | 2005-06-21 | 2009-08-04 | Intel Corporation | Complementary metal oxide semiconductor integrated circuit using raised source drain and replacement metal gate |
JP2008066694A (en) * | 2006-03-16 | 2008-03-21 | Sanyo Electric Co Ltd | Semiconductor device, and method for manufacturing it |
JP4357504B2 (en) * | 2006-06-29 | 2009-11-04 | 株式会社日立製作所 | Engine control device |
KR100753106B1 (en) * | 2006-09-28 | 2007-08-31 | 주식회사 하이닉스반도체 | Bulb type recessed channel array transistor and method for manufacturing the same |
US7666723B2 (en) | 2007-02-22 | 2010-02-23 | International Business Machines Corporation | Methods of forming wiring to transistor and related transistor |
JP5258207B2 (en) * | 2007-05-29 | 2013-08-07 | セミコンダクター・コンポーネンツ・インダストリーズ・リミテッド・ライアビリティ・カンパニー | Semiconductor device |
TW200903806A (en) * | 2007-07-11 | 2009-01-16 | Promos Technologies Inc | Power MOSFET structure and manufacturing method for the same |
US7923330B2 (en) | 2007-10-02 | 2011-04-12 | Infineon Technologies Austria Ag | Method for manufacturing a semiconductor device |
US7701064B2 (en) * | 2007-10-31 | 2010-04-20 | International Business Machines Corporation | Apparatus for improved power distribution in a three dimensional vertical integrated circuit |
US8815744B2 (en) * | 2008-04-24 | 2014-08-26 | Fairchild Semiconductor Corporation | Technique for controlling trench profile in semiconductor structures |
US7943955B2 (en) * | 2009-01-27 | 2011-05-17 | Infineon Technologies Austria Ag | Monolithic semiconductor switches and method for manufacturing |
US20100193835A1 (en) * | 2009-02-05 | 2010-08-05 | Force-Mos Technology Corporation | Trench insulated gate bipolar transistor (GBT) with improved emitter-base contacts and metal schemes |
US8072000B2 (en) * | 2009-04-29 | 2011-12-06 | Force Mos Technology Co., Ltd. | Avalanche capability improvement in power semiconductor devices having dummy cells around edge of active area |
EP2317553B1 (en) * | 2009-10-28 | 2012-12-26 | STMicroelectronics Srl | Double-sided semiconductor structure and method for manufacturing the same |
US8198678B2 (en) | 2009-12-09 | 2012-06-12 | Infineon Technologies Austria Ag | Semiconductor device with improved on-resistance |
US8519473B2 (en) | 2010-07-14 | 2013-08-27 | Infineon Technologies Ag | Vertical transistor component |
US8502307B2 (en) | 2010-11-24 | 2013-08-06 | Infineon Technologies Ag | Vertical power semiconductor carrier having laterally isolated circuit areas |
US9396997B2 (en) | 2010-12-10 | 2016-07-19 | Infineon Technologies Ag | Method for producing a semiconductor component with insulated semiconductor mesas |
-
2012
- 2012-08-20 US US13/589,717 patent/US9281359B2/en not_active Expired - Fee Related
-
2013
- 2013-08-19 DE DE102013022619.8A patent/DE102013022619B3/en active Active
- 2013-08-19 DE DE102013108946.1A patent/DE102013108946B4/en active Active
- 2013-08-20 CN CN201310363695.5A patent/CN103633063B/en active Active
-
2016
- 2016-02-23 US US15/051,105 patent/US20160197070A1/en not_active Abandoned
-
2018
- 2018-12-28 US US16/235,550 patent/US20190157449A1/en not_active Abandoned
-
2022
- 2022-05-25 US US17/824,198 patent/US20220285550A1/en active Pending
Also Published As
Publication number | Publication date |
---|---|
US20140048904A1 (en) | 2014-02-20 |
US20220285550A1 (en) | 2022-09-08 |
CN103633063A (en) | 2014-03-12 |
CN103633063B (en) | 2017-08-04 |
DE102013022619B3 (en) | 2023-02-23 |
DE102013108946B4 (en) | 2020-11-19 |
US9281359B2 (en) | 2016-03-08 |
US20160197070A1 (en) | 2016-07-07 |
DE102013108946A1 (en) | 2014-03-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20220285550A1 (en) | Semiconductor Device Having Contact Trenches Extending from Opposite Sides of a Semiconductor Body | |
US10079230B2 (en) | Double-sided vertical semiconductor device with thinned substrate | |
TWI459469B (en) | Method and structure for dividing a substrate into individual devices | |
US9666663B2 (en) | Semiconductor device with cell trench structures and contacts and method of manufacturing a semiconductor device | |
JP5316954B2 (en) | Lateral trench MOSFET with direct trench polysilicon contact | |
TWI500151B (en) | Trench shielding structure for semiconductor device and method | |
US10636883B2 (en) | Semiconductor device including a gate trench and a source trench | |
US9123559B2 (en) | Method for producing a semiconductor component | |
TW201216468A (en) | Semiconductor power devices manufactured with self-aligned processes and more reliable electrical contacts | |
US9276107B2 (en) | Semiconductor device having buried gate electrode structures | |
JP2018182324A (en) | Semiconductor device having electrostatic discharge protection structure | |
TW201138061A (en) | Cost effective global isolation and power dissipation for power integrated circuit device | |
JP4910304B2 (en) | Semiconductor device | |
CN106024856B (en) | Semiconductor device including planar gate and trench field electrode structures | |
US9263552B2 (en) | MOS-transistor with separated electrodes arranged in a trench | |
US10290735B2 (en) | Methods of manufacturing a semiconductor device with a buried doped region and a contact structure | |
US10121859B2 (en) | Method of manufacturing semiconductor devices with transistor cells and semiconductor device | |
US11594629B2 (en) | Semiconductor device | |
US20170062276A1 (en) | Semiconductor Device with Contact Structures Extending Through an Interlayer and Method of Manufacturing | |
US9620643B2 (en) | Reducing parasitic capacitance and resistance in finFET | |
TW201112419A (en) | Trench-typed power MOS transistor and manufacturing process thereof | |
EP4250347A1 (en) | Semiconductor device and method of fabricating a semiconductor device | |
JP2023128002A (en) | Semiconductor device and manufacturing method of the same | |
JP2023069720A (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INFINEON TECHNOLOGIES AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MEISER, ANDREAS;LANG, HANS-PETER;ZUNDEL, MARKUS;AND OTHERS;SIGNING DATES FROM 20160331 TO 20160411;REEL/FRAME:047870/0088 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STCV | Information on status: appeal procedure |
Free format text: NOTICE OF APPEAL FILED |
|
STCV | Information on status: appeal procedure |
Free format text: NOTICE OF APPEAL FILED |
|
STCV | Information on status: appeal procedure |
Free format text: APPEAL BRIEF (OR SUPPLEMENTAL BRIEF) ENTERED AND FORWARDED TO EXAMINER |
|
STCV | Information on status: appeal procedure |
Free format text: EXAMINER'S ANSWER TO APPEAL BRIEF MAILED |
|
STCV | Information on status: appeal procedure |
Free format text: ON APPEAL -- AWAITING DECISION BY THE BOARD OF APPEALS |
|
STCV | Information on status: appeal procedure |
Free format text: BOARD OF APPEALS DECISION RENDERED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION |