US20190140102A1 - Thin film transistor, display device, and thin film transistor manufacturing method - Google Patents

Thin film transistor, display device, and thin film transistor manufacturing method Download PDF

Info

Publication number
US20190140102A1
US20190140102A1 US16/095,921 US201616095921A US2019140102A1 US 20190140102 A1 US20190140102 A1 US 20190140102A1 US 201616095921 A US201616095921 A US 201616095921A US 2019140102 A1 US2019140102 A1 US 2019140102A1
Authority
US
United States
Prior art keywords
film
etch stop
thin film
electrode
stop layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US16/095,921
Inventor
Yoshiaki Matsushima
Shigeru Ishida
Ryohei Takakura
Satoru Utsugi
Nobutake Nodera
Takao Matsumoto
Satoshi Michinaka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sakai Display Products Corp
Original Assignee
Sakai Display Products Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sakai Display Products Corp filed Critical Sakai Display Products Corp
Assigned to SAKAI DISPLAY PRODUCTS CORPORATION reassignment SAKAI DISPLAY PRODUCTS CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MATSUSHIMA, YOSHIAKI, TAKAKURA, Ryohei, MATSUMOTO, TAKAO, MICHINAKA, Satoshi, Nodera, Nobutake, ISHIDA, SHIGERU, UTSUGI, Satoru
Publication of US20190140102A1 publication Critical patent/US20190140102A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78651—Silicon transistors
    • H01L29/7866—Non-monocrystalline silicon transistors
    • H01L29/78672—Polycrystalline or microcrystalline silicon transistor
    • H01L29/78678—Polycrystalline or microcrystalline silicon transistor with inverted-type structure, e.g. with bottom gate
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
    • H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
    • H01L21/3086—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725—Source or drain electrodes for field effect devices
    • H01L29/41733—Source or drain electrodes for field effect devices for thin film transistors with insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742—Thin film unipolar transistors
    • H01L29/6675—Amorphous silicon or polysilicon transistors
    • H01L29/66765—Lateral single gate single channel transistors with inverted structure, i.e. the channel layer is formed after the gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78651—Silicon transistors
    • H01L29/7866—Non-monocrystalline silicon transistors
    • H01L29/78663—Amorphous silicon transistors
    • H01L29/78669—Amorphous silicon transistors with inverted-type structure, e.g. with bottom gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F2202/00—Materials and properties
    • G02F2202/10—Materials and properties semiconductor
    • G02F2202/103—Materials and properties semiconductor a-Si
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F2202/00—Materials and properties
    • G02F2202/10—Materials and properties semiconductor
    • G02F2202/104—Materials and properties semiconductor poly-Si
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits

Definitions

  • the present invention relates to a bottom-gate thin film transistor, a display apparatus, and a method for manufacturing a thin film transistor.
  • TFTs Thin film transistors
  • EL organic electro-luminescence
  • the thin film transistors have a configuration in which a gate electrode, an insulating layer, a semiconductor layer (a channel layer), a source electrode, and a drain electrode are formed on a substrate.
  • a gate electrode an insulating layer, a semiconductor layer (a channel layer), a source electrode, and a drain electrode are formed on a substrate.
  • bottom-gate thin film transistors are characterized in that the gate electrode is located closer to the substrate than the channel layer.
  • Patent Literature 1 Japanese Patent No. 4109266
  • Manufacturing of bottom-gate thin film transistors as channel-etched thin film transistors involves the following problem. That is, etching of channel layers, which is performed in a process of the manufacturing, makes it difficult to control a remaining film amount in the channel layers, and consequently there is relatively great variation in characteristics among the thus manufactured thin film transistors.
  • the present invention has been made in view of the circumstances described above, and an object thereof is to provide thin film transistors that show little characteristic variation, a display apparatus including such thin film transistors, and a method for manufacturing such thin film transistors.
  • a thin film transistor includes a gate electrode, a gate insulating film, a semiconductor layer, an etch stop layer, and a source electrode and a drain electrode.
  • the gate electrode is disposed on a substrate.
  • the gate insulating film covers the gate electrode.
  • the semiconductor layer is disposed on the gate insulating film.
  • the semiconductor layer includes a polysilicon film located within a range defined by the gate electrode in a plan view.
  • the etch stop layer is disposed on the polysilicon film.
  • the source electrode and the drain electrode are disposed on the semiconductor layer with a space therebetween.
  • the polysilicon film has first and second regions that are not covered by the etch stop layer. A portion of the source electrode is located over the first region, and a portion of the drain electrode is located over the second region.
  • a display apparatus includes a plurality of display elements and a plurality of thin film transistors that select or drive the respective display elements.
  • Each of the thin film transistors is the thin film transistor according to the present application described above.
  • Each of the thin film transistors selects or drives the corresponding display element when the display element is to be displayed.
  • a method for manufacturing a thin film transistor includes: forming a gate electrode on a substrate; forming a gate insulating film to cover the gate electrode; forming a semiconductor layer including an amorphous silicon film on the gate insulating film; forming an etch stop layer on the semiconductor layer; forming a polysilicon film within a range defined by the gate electrode in a plan view by irradiating a portion of the amorphous silicon film with energy beams from above through the etch stop layer; removing portions of the etch stop layer so that the polysilicon film has first and second regions that are not covered by the etch stop layer; and forming a source electrode and a drain electrode on the semiconductor layer with a space therebetween so that a portion of one of the source electrode and the drain electrode is located over the first region, and a portion of another of the source electrode and the drain electrode is located over the second region.
  • a method for manufacturing a thin film transistor includes: forming a gate electrode on a substrate; forming a gate insulating film to cover the gate electrode; forming a semiconductor layer including an amorphous silicon film on the gate insulating film; forming a polysilicon film within a range defined by the gate electrode in a plan view by irradiating a portion of the amorphous silicon film with energy beams; forming an etch stop layer on the semiconductor layer; removing portions of the etch stop layer so that the polysilicon film has first and second regions that are not covered by the etch stop layer; and forming a source electrode and a drain electrode on the semiconductor layer with a space therebetween so that a portion of one of the source electrode and the drain electrode is located over the first region, and a portion of another of the source electrode and the drain electrode is located over the second region.
  • the present invention allows control of a remaining film amount in channel layers and reduction in characteristic variation.
  • FIG. 1 is a cross-sectional view schematically illustrating a configuration of a thin film transistor according to Embodiment 1.
  • FIG. 2 is a plan view schematically illustrating a configuration of main elements of the thin film transistor according to Embodiment 1.
  • FIG. 3 is a graph illustrating characteristics of the thin film transistor.
  • FIGS. 4A to 4D are cross-sectional views schematically illustrating a manufacturing method of the thin film transistor according to Embodiment 1.
  • FIG. 5 is a cross-sectional view schematically illustrating a configuration of a thin film transistor according to Embodiment 2.
  • FIG. 6 is a plan view schematically illustrating a configuration of main elements of the thin film transistor according to Embodiment 2.
  • FIGS. 7A to 7D are cross-sectional views schematically illustrating a manufacturing method of a thin film transistor according to Embodiment 3.
  • FIG. 8 is a cross-sectional view schematically illustrating the manufacturing method of the thin film transistor according to Embodiment 3.
  • FIG. 9 is a block diagram illustrating a configuration of a display apparatus according to Embodiment 4.
  • FIG. 10 is a circuit diagram illustrating an example of a configuration of each pixel.
  • FIG. 1 is a cross-sectional view schematically illustrating a configuration of a thin film transistor according to Embodiment 1.
  • FIG. 2 is a plan view schematically illustrating a configuration of main elements of the thin film transistor.
  • the thin film transistor according to Embodiment 1 includes a gate electrode 2 , a gate insulating film 3 , a semiconductor layer (a channel layer) 4 , an etch stop layer 5 A, a source electrode 6 , and a drain electrode 7 . Note that FIG.
  • FIG. 2 which is a plan view, illustrates a positional relationship between the gate electrode 2 , a polysilicon film 42 , the etch stop layer 5 A, the source electrode 6 , and the drain electrode 7 , and does not show other elements of configuration of the thin film transistor in order to simplify the drawing.
  • the gate electrode 2 is formed on a surface of a substrate 1 by patterning.
  • materials that can be used for formation of the gate electrode 2 include metals such as Al, Mo, Cr, Ta, Cu, and Ti; alloys containing at least one of the metals as a main component; and metal oxides.
  • An insulating substrate such as a glass substrate is for example used as the substrate 1 .
  • the gate insulating film 3 is formed so as to cover the gate electrode 2 on the substrate 1 .
  • the gate insulating film 3 may be an insulating film of an organic material or an insulating film of an inorganic material.
  • tetraethyl orthosilicate (TOS) can be used for the insulating film of an organic material.
  • SiO 2 , SiO 2 /SiN, SiN, and SiON can be used for the insulating film of an inorganic material.
  • the semiconductor layer 4 includes a first amorphous silicon film 41 , the polysilicon film 42 , a second amorphous silicon film 43 , and an n + silicon film 44 .
  • the first amorphous silicon film 41 is formed on the gate insulating film 3 and has a thickness of at least 250 ⁇ .
  • the polysilicon film 42 is formed on the gate insulating film 3 as well as the first amorphous silicon film 41 and resides in the same layer as the first amorphous silicon film 41 .
  • the polysilicon film 42 contains polycrystalline silicon microcrystalline silicon, which has a smaller grain size than the polycrystalline silicon, or monocrystalline silicon. In a plan view of the present embodiment, the polysilicon film 42 is located within a range defined by the gate electrode 2 (a range defined by a perimeter of the gate electrode 2 , which in an example illustrated in FIG. 2 is a rectangular region).
  • the second amorphous silicon film 43 is formed on the first amorphous silicon film 41 and the polysilicon film 42 , and has a thickness of approximately 500 to 900 ⁇ .
  • the n + silicon film 44 is a semiconductor film containing a high concentration of impurity such as phosphorus and arsenic. The n + silicon film 44 is formed on the second amorphous silicon film 43 .
  • the etch stop layer 5 A is an insular film formed on the polysilicon film 42 .
  • the etch stop layer 5 A can for example be formed using a material such as SiO 2 .
  • the polysilicon film 42 extends beyond a range of the etch stop layer 5 A, having regions 421 and 422 that are not covered by the etch stop layer 5 A. That is, in a plan view, the regions 421 and 422 of the polysilicon film 42 are located outside a range defined by the etch stop layer 5 A (a range defined by a perimeter of the etch stop layer 5 A).
  • the regions 421 and 422 protrude from the etch stop layer 5 A by protrusion lengths D 1 and D 2 , respectively, and the protrusion lengths D 1 and D 2 are preferably each at least 3 ⁇ m.
  • the protrusion length D 1 does not have to be equal to the protrusion length D 2 so long as the protrusion lengths D 1 and D 2 are each at least 3 ⁇ m.
  • the protrusion lengths and D 2 may be each less than 3 ⁇ m. In such a configuration, the protrusion length D 1 is preferably equal to the protrusion length D 2 .
  • the source electrode 6 and the drain electrode 7 each having a desired pattern are formed on the semiconductor layer 4 (the n + silicon film 44 ) with a space therebetween.
  • Examples of materials that can be used for formation of the source electrode 6 and the drain electrode 7 include metals such as Al, Mo, Cr, Ta, Cu, and Ti; alloys containing at least one of the metals as a main component; and metal oxides.
  • the source electrode 6 and the drain electrode 7 are respectively located toward the region 421 (a first region) and the region 422 (a second region) that are not covered by the etch stop layer 5 A of the polysilicon film 42 .
  • a portion of the source electrode 6 is located over the region 421
  • a portion of the drain electrode 7 is located over the region 422 .
  • FIG. 3 is a graph illustrating characteristics of the thin film transistor.
  • the graph shown in FIG. 3 illustrates a relationship between the protrusion lengths D 1 and D 2 by which the polysilicon film 42 protrudes from the etch stop layer 5 A and a value of electric current that flows between the source electrode 6 and the drain electrode 7 when the thin film transistor is on.
  • the protrusion length D 1 at the source electrode 6 is equal to the protrusion length D 2 at the drain electrode 7 .
  • the horizontal axis of the graph shown in FIG. 3 represents one of the protrusion lengths D 1 (D 2 ), and the vertical axis represents the electric current value between the source electrode 6 and the drain electrode 7 when the thin film transistor is on.
  • the graph shown in FIG, 3 indicates that almost no electric current flows between the source electrode 6 and the drain electrode 7 in a configuration in which the polysilicon film 42 barely extends beyond the range of the etch stop layer 5 A, that is, in a configuration in which the protrusion lengths D 1 and D 2 of the polysilicon film 42 are each substantially zero.
  • the value of the electric current that flows between the source electrode 6 and the drain electrode 7 when the thin film transistor is on is proportional to the protrusion lengths D 1 and D 2 on condition that the protrusion lengths D 1 and D 2 of the polysilicon film 42 are each less than 3 ⁇ m. That is, in a configuration in which the protrusion lengths D 1 and D 2 are each less than 3 ⁇ m but the protrusion lengths D 1 and D 2 are different from each other, the value of the electric current that flows from the source electrode 6 to the drain electrode 7 through the semiconductor layer 4 differs from the value of the electric current that flows from the drain electrode 7 to the source electrode 6 , which may cause characteristic variation among thin film transistors.
  • the protrusion lengths D 1 and D 2 are therefore preferably equal to each other in a configuration in which the protrusion lengths D 1 and D 2 of the polysilicon film 42 are each less than 3 ⁇ m.
  • the value of the electric current that flows between the source electrode 6 and the drain electrode 7 is approximately constant without dependence on the protrusion lengths D 1 and D 2 on condition that the protrusion lengths D 1 and D 2 of the polysilicon film 42 are each greater than or equal to 3 ⁇ m. Therefore, the protrusion lengths D 1 and D 2 do not have to be equal to each other in a configuration in which the protrusion. lengths D 1 and D 2 of the polysilicon film 42 are each greater than or equal to 3 ⁇ m.
  • FIGS. 4A to 4D are cross-sectional views schematically illustrating a manufacturing method of the thin film transistor according to Embodiment 1.
  • a metal film is deposited by sputtering on the surface of the insulating substrate 1 such as a glass substrate using, as a material, a metal such as Al, Mo, Cr, Ta, Cu, and Ti, an alloy containing at least one of the metals as a main component, or a metal oxide.
  • the gate electrode 2 is formed by patterning through photolithography with a photomask, dry etching of the metal film, photoresist removal, and washing.
  • a film is deposited by chemical vapor deposition ((ND) using a material such as SiO 2 and SiN to form the gate insulating film 3 so as to cover the gate electrode 2 on the substrate 1 .
  • an amorphous silicon film having a thickness of approximately 500 to 700 ⁇ is deposited by CVD to form the first amorphous silicon film 41 as an upper layer of the gate insulating film 3 .
  • an SiO 2 film having a thickness of approximately 500 to 1,000 ⁇ is deposited by CVD to form the etch stop layer 5 A as an upper layer of the first amorphous silicon film 41 .
  • FIG. 4A illustrates a phase in which the etch stop layer 5 A has been formed.
  • dehydrogenation is caused to give a hydrogen concentration of no greater than 2% in the first amorphous silicon film 41 , and annealing is performed on the first amorphous silicon film 41 by irradiation within the range defined by the gate electrode 2 in a plan view with laser light (for example, energy beams such as an excimer laser) from above through the etch stop layer 5 A.
  • laser light for example, energy beams such as an excimer laser
  • FIG. 4B illustrates a phase in which the polysilicon film 42 has been formed.
  • the etch stop layer 5 A is formed insular through photolithography with a photomask, dry etching of the etch stop layer 5 A, photoresist removal, and washing.
  • the photolithography with a photomask is carried out and dry etching of the first amorphous silicon film 41 is also carried out so that the thickness of the first amorphous silicon film 41 is at least 250 ⁇ and the polysilicon film 42 has regions that are not covered by the etch stop layer 5 A (the polysilicon film 42 extends beyond the range of the etch stop layer 5 A, according to the present embodiment).
  • FIG. 4C illustrates a phase in which the insular etch stop layer 5 A has been formed.
  • an amorphous silicon film having a thickness of approximately 500 to 900 ⁇ is deposited by CVD to form the second amorphous silicon film 43 .
  • an amorphous silicon film containing a high concentration of impurity such as phosphorus and arsenic is deposited by CVD to form the n + silicon film 44 as an upper layer of the second amorphous silicon film 43 .
  • a metal film is deposited by sputtering using, as a material, a metal such as Al, Mo, Cr, Ta, Cu, and Ti, an alloy containing at least one of the metals as a main component, or a metal oxide.
  • the source electrode 6 and the drain electrode 7 are formed as an upper layer of the semiconductor layer 4 by patterning through photolithography with a photomask, dry etching of the metal film, photoresist removal, and washing.
  • FIG. 4D illustrates a phase in which the source electrode 6 and the drain electrode 7 have been formed.
  • a passivation film, an organic film, and a pixel electrode are formed in order as upper layers of the source electrode 6 and the drain electrode 7 .
  • the passivation film is for example formed as an upper layer of the source electrode 6 and the drain electrode 7 by CVD using a material such as SiN.
  • the organic film is formed as an upper layer of the passivation film using a material such as JAS including acrylic resin.
  • a contact hole for the drain electrode 7 is formed by patterning through photolithography, dry etching, photoresist removal, and washing.
  • an indium tin oxide (ITO) film is deposited as an upper layer of the organic layer by sputtering and patterned to form the pixel electrode.
  • the etch stop layer 5 A provided as the upper layer of the polysilicon film 42 prevents the thickness of the polysilicon film 42 from being reduced due to a process such as the etching in the patterning for the source electrode 6 and the drain electrode 7 . That is, according to Embodiment 1, it is possible to control the film thickness in a channel section. Accordingly, it is possible to manufacture thin film transistors that show little characteristic variation even by a low temperature poly-silicon (UPS) process that leaves smaller areas of films having stable characteristics.
  • UPS low temperature poly-silicon
  • Embodiment 1 has been described referring to a configuration in which the insular etch stop layer 5 A is provided as the upper layer of the polysilicon film 42 .
  • the etch stop layer does not have to be an insular layer.
  • Embodiment 2 will be described referring to a configuration in which an etch stop layer having a contact hole structure is provided as the upper layer of the polysilicon filet 42 .
  • FIG. 5 is a cross-sectional view schematically illustrating a configuration of a thin film transistor according to Embodiment 2.
  • FIG. 6 is a plan view schematically illustrating a configuration of main elements of the thin film transistor according to Embodiment 2.
  • the thin film transistor according to Embodiment 2 includes the gate electrode 2 , the gate insulating film 3 , the semiconductor layer (the channel layer) 4 , an etch stop layer 5 B, the source electrode 6 , and the drain electrode 7 . Note that FIG.
  • FIG. 6 which is a plan view, illustrates a positional relationship between the gate electrode 2 , the polysilicon film 42 , the etch stop layer 5 B, the source electrode 6 , and the drain electrode 7 , and does not show other elements of configuration of the thin film transistor in order to simplify the drawing.
  • the substrate 1 is for example a glass substrate.
  • the gate electrode 2 is formed on the surface of the substrate 1 by patterning. Examples of materials that can be used for formation of the gate electrode 2 include metals such as Al, Mo, Cr, Ta, Cu, and Ti; alloys containing at least one of the metals as a main component; and metal oxides.
  • the gate insulating film 3 is formed so as to cover the gate electrode 2 on the substrate 1 .
  • the gate insulating film 3 may be an insulating film of an organic material or an insulating film of an inorganic material.
  • TEOS can be used for the insulating film of an organic material.
  • SiO 2 , SiO 2 /SiN, SiN, and SiON can he used for the insulating film of an inorganic material.
  • the semiconductor layer 4 includes the first amorphous silicon film 41 , the polysilicon film 42 , the second amorphous silicon film 43 , and the n + silicon film 44 .
  • the first amorphous silicon film 41 is formed on the gate insulating film 3 and has a thickness of at least 250 ⁇ .
  • the polysilicon film 42 is formed on the gate insulating film 3 as well as the first amorphous silicon film 41 and resides in the same layer as the first amorphous silicon film 41 .
  • the polysilicon film 42 contains polycrystalline silicon, microcrystalline silicon, which has a smaller grain size than the polycrystalline silicon, or monocrystalline silicon.
  • the polysilicon film 42 is located within the range defined by the gate electrode 2 (a rectangular region in an example illustrated in FIG. 6 ).
  • the polysilicon film 42 according to Embodiment 2 is formed by partially performing annealing on the first amorphous silicon film 41 by irradiation within the range defined by the gate electrode 2 in a plan view with laser light (for example, energy beams such as from an excimer laser).
  • the second amorphous silicon film 43 is formed on the first amorphous silicon film 41 and the polysilicon film 42 , and has a thickness of approximately 500 to 900 ⁇ .
  • the n + silicon film 44 is a semiconductor film containing a high concentration of impurity such as phosphorus and arsenic. The n + silicon film 44 is formed on the second amorphous silicon film 43 .
  • the etch stop layer 5 B having contact holes 51 and 52 is formed on the polysilicon film 42 .
  • the etch stop layer 5 B is for example formed by CVD using a material such as SiO 2 .
  • the contact holes 51 and 52 of the etch stop layer 5 B are formed through processes such as photolithography with a photomask and dry etching of the etch stop layer 5 B.
  • the polysilicon film 42 resides right under the etch stop layer 5 B. Since the etch stop layer 5 B has the contact holes 51 and 52 , the polysilicon film 42 has regions 423 and 424 that are not covered by the etch stop layer 5 B. That is, the regions 423 and 424 of the polysilicon film 42 are located within a range defined by the etch stop layer 5 B (a range defined by a perimeter of the etch stop layer 5 B) in a plan view. Preferably, lengths D 3 and D 4 of the respective regions 423 and 424 in a direction in which the source electrode 6 and the drain electrode 7 are spaced are each at least 3 ⁇ m.
  • the length D 3 does not have to be equal to the length D 4 so long as the lengths D 3 and D 4 are each at least 3 ⁇ m.
  • the lengths D 3 and D 4 may be each less than 3 ⁇ m. In such a configuration, the length D 3 is preferably equal to the length D 4 .
  • the source electrode 6 and the drain electrode 7 each having a desired pattern are formed on the semiconductor layer 4 (the n + silicon film 44 ) with a space therebetween.
  • Examples of materials that can be used for formation of the source electrode 6 and the drain electrode 7 include metals such as Al, Mo, Cr, Ta, Cu, and Ti; alloys containing at least one of the metals as a main component; and metal oxides.
  • the source electrode 6 and the drain electrode 7 are respectively located toward the region 423 (the first region) and the region 424 (the second region) that are not covered by the etch stop layer 5 B of the polysilicon film 42 .
  • a portion of the source electrode 6 is located over the region 423
  • a portion of the drain electrode 7 is located over the region 424 .
  • a manufacturing method of the thin film transistor according to Embodiment 2 is similar to the manufacturing method according to Embodiment 1.
  • the etch stop layer 5 B provided as the upper layer of the polysilicon film 42 prevents the thickness of the polysilicon film 42 from being reduced due to a process such as the etching in the patterning for the source electrode 6 and the drain electrode 7 . That is, it is possible to control the film thickness in the channel section, Accordingly, it is possible to manufacture thin film transistors that show little characteristic variation even by an LTPS process that leaves smaller areas of films having stable characteristics.
  • Embodiment 1 has a configuration in which the polysilicon film 42 is formed by partially irradiating the first amorphous silicon film 41 with laser light after the etch stop layer 5 A has been formed. However, the irradiation of the first amorphous silicon film 41 with laser light may be performed before the etch stop layer 5 A is formed.
  • Embodiment 3 will be described referring to a method in which the polysilicon film 42 is formed by partially irradiating the first amorphous silicon film 41 with laser light before the etch stop layer 5 A is formed.
  • FIGS. 7A to 8 are cross-sectional views schematically illustrating a manufacturing method of a thin film transistor according to Embodiment 3.
  • a metal film is deposited by sputtering on the surface of the insulating substrate 1 such as a glass substrate using, as a material, a metal such as Al, Mo, Cr, Ta, Cu, and Ti, an alloy containing at least one of the metals as a main component, or a metal oxide.
  • the gate electrode 2 is formed by patterning through photolithography with a photomask, dry etching of the metal film, photoresist removal, and washing.
  • FIG. 7A illustrates a phase in which the gate electrode 2 , the gate insulating film 3 , and the first amorphous silicon film 41 have been formed on the substrate 1 .
  • dehydrogenation is caused to give a hydrogen concentration of no greater than 2% in the first amorphous silicon film 41 , and annealing is performed on the first amorphous silicon film 41 by irradiation within the range defined by the gate electrode 2 in a plan view with laser light (for example, energy beams such as from an excimer laser).
  • laser light for example, energy beams such as from an excimer laser.
  • a portion of amorphous silicon in the first amorphous silicon film 41 turns polycrystalline silicon to form the polysilicon film 42 in the same layer as the first amorphous silicon film 41 .
  • FIG. 7B illustrates a phase in which the polysilicon film 42 has been formed.
  • FIG. 7C illustrates a phase in which the etch stop layer 5 A has been formed.
  • the etch stop layer 5 A is formed insular through photolithography with a photomask, dry etching of the etch stop layer 5 A, photoresist removal, and washing.
  • the photolithography with a photomask is carried out and dry etching of the first amorphous silicon film 41 is also carried out so that the thickness of the first amorphous silicon film 41 is at least 250 ⁇ and the polysilicon film 42 has regions that are not covered by the etch stop layer 5 A (the polysilicon film 42 extends beyond the range of the etch stop layer 5 A, according to the present embodiment).
  • FIG. 7D illustrates phase in which the insular etch stop layer 5 A has been formed.
  • an amorphous silicon film having a thickness of approximately 500 to 900 ⁇ is deposited by CVD to form the second amorphous silicon film 43 .
  • An amorphous silicon film containing a high concentration of impurity such as phosphorus and arsenic is deposited by CVD to form the n + silicon film 44 as an upper layer of the second amorphous silicon film 43 .
  • a metal film is deposited by sputtering using, as a material, a metal such as Al, Cr, Ta, Cu, and Ti, an alloy containing at least one of the metals as a main component, or a metal oxide.
  • the source electrode 6 and the drain electrode 7 are formed as an upper layer of the semiconductor layer 4 by patterning through photolithography with a photomask, dry etching of the metal film, photoresist removal, and washing.
  • FIG. 8 illustrates a phase in which the source electrode 6 and the drain electrode 7 have been formed.
  • a passivation film, an organic film, and a pixel electrode are formed in order as upper layers of the source electrode 6 and the drain electrode 7 .
  • the present embodiment has been described referring to a configuration in which the etch stop layer 5 A is formed insular through photolithography with a photomask, dry etching of the etch stop layer 5 A, photoresist removal, and washing, the present embodiment may have a configuration in which the etch stop layer 5 B having a contact hole structure is formed as in Embodiment 2.
  • the present embodiment has been described referring to a configuration in which the etch stop layer 5 A is formed by depositing an SiO 2 film as the upper layer of the first amorphous silicon film 41 and the polysilicon film 42
  • the present embodiment may alternatively have a configuration in which the insular etch stop layer 5 A or the etch stop layer 5 B having a contact hole structure is formed by applying photosensitive spin on glass (SOG) as the upper layer of the first amorphous silicon film 41 and the polysilicon film 42 and carrying out photolithography with a photomask.
  • SOG photosensitive spin on glass
  • Embodiment 4 A display apparatus having a configuration adopting the thin film transistor according to any of the above-described embodiments is described as Embodiment 4.
  • FIG. 9 is a block diagram illustrating the configuration of the display apparatus according to Embodiment 4.
  • the display apparatus illustrated in FIG. 9 is an example of a liquid-crystal display apparatus and includes a liquid-crystal display panel 100 , a gate driver 101 , a source driver 102 , a power supply circuit 103 , image memory 104 , and a control circuit 105 .
  • the control circuit 105 outputs control signals for separately controlling the gate driver 101 , the source driver 102 , the power supply circuit 103 , and the image memory 104 in synchronization with an externally input synchronization signal.
  • the image memory 104 temporarily stores therein picture data of a display target and outputs the picture data to the source driver 102 in accordance with a memory control signal input from the control circuit 105 .
  • the image memory 104 may be incorporated in the control circuit 105 and configured to output the picture data to the source driver 102 after internal processing in the control circuit 105 .
  • the power supply circuit 103 generates voltages such as a drive voltage for the gate driver 101 and a drive voltage for the source driver 102 , and supplies the drive voltages to the gate driver 101 and the source driver 102 , respectively, in accordance with a power supply control signal input from the control circuit 105 .
  • the gate driver 101 generates a scanning signal for turning on or off switching elements 11 (see FIG. 10 ) of respective pixels 10 arranged in a matrix in the liquid-crystal display panel 100 and sequentially applies the generated scanning signal to gate lines connected to the gate driver in accordance with a gate driver control signal input from the control circuit 105 .
  • the source driver 102 generates a data signal corresponding to the picture data input from the image memory 104 and sequentially applies the generated data signal to source lines connected to the source driver 102 in accordance with a source driver control signal input from the control circuit 105 .
  • the data signal applied by the source driver 102 through the source lines are written to pixels 10 for which corresponding switching elements 11 are on.
  • the present embodiment has been described referring to a configuration in which the gate driver 101 and the source driver 102 are provided externally to the liquid-crystal display panel 100 .
  • the present embodiment may alternatively have a configuration in which the gate driver 101 and the source driver 102 are mounted on a periphery of the liquid-crystal display panel 100 .
  • FIG. 10 is a circuit diagram illustrating an example of a configuration of each pixel 10 .
  • Each pixel 10 includes a switching element 11 and a pixel electrode 12 .
  • the switching element 11 is for example thin film transistor according to any of Embodiments 1 to 3.
  • the source electrode 6 is connected to a source line and the drain electrode 7 is connected to the pixel electrode 12 .
  • the gate electrode 2 of the switching element 11 is connected to a gate line.
  • the switching element 11 is switched between being on and being off in accordance with the scanning signal supplied to the gate line, and is capable of electrically disconnecting the pixel electrode 12 from the source line and electrically connecting the pixel electrode 12 to the source line.
  • the liquid-crystal display panel 100 includes a counter electrode 13 opposed to the pixel electrode 12 .
  • a liquid crystal substance is enclosed between the pixel electrode 12 and the counter electrode 13 thereby to form a liquid crystal capacitor C 1 .
  • the counter electrode 13 is connected to a common voltage generator circuit, not shown, and is for example maintained at a fixed potential through application of a common voltage V com by the common voltage generator circuit.
  • Each pixel 10 includes a storage capacitor C 2 parallely connected with the liquid crystal capacitor C 1 .
  • the storage capacitor C 2 is also charged when a voltage is applied to the pixel electrode 12 .
  • a value of the voltage of the pixel 10 can be maintained by the fixed potential of the storage capacitor C 2 even while no data voltage is applied through the corresponding source line.
  • the control circuit 105 of the liquid-crystal display apparatus controls the transmittance of the liquid crystal substance in each pixel 10 by controlling the magnitude of the voltage to be applied between the pixel electrode 12 and the counter electrode 13 through relevant elements such as the gate driver 101 and the source driver 102 .
  • the control circuit 105 adjusts the amount of light that passes through the liquid crystal substance for displaying a picture.
  • the use of the thin film transistor according to any of Embodiments 1 to 3 as the switching element 11 of each pixel 10 enables reduction of variation in characteristics among thin film transistors in the liquid-crystal display panel 100 . It is therefore possible to maintain a good display quality of the liquid-crystal display panel 100 .
  • the display device according to Embodiment 4 may have a configuration including the thin film transistors according to any of Embodiments 1 to 3 as switching elements for pixel selection or as switching elements for pixel driving in an organic EL display.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Manufacturing & Machinery (AREA)
  • Nonlinear Science (AREA)
  • Mathematical Physics (AREA)
  • Optics & Photonics (AREA)
  • Thin Film Transistor (AREA)

Abstract

Provided are a thin film transistor, a display device, and a thin film transistor manufacturing method, in which variation in characteristics is small. The present invention is provided with: a gate electrode formed on a substrate; a gate insulation film formed so as to cover the gate electrode; a semiconductor layer which is formed on the upper side of the gate insulation film and which includes a polysilicon layer disposed, in a plan view, inside a region defined by the gate electrode; an etching stopper layer disposed on the upper side of the polysilicon layer; and a source electrode and a drain electrode provided on the semiconductor layer so as to be separated from each other, wherein the polysilicon layer has first and second regions which are not covered with the etching stopper layer, and a part of the source electrode exists above the first region and a part of the drain electrode exists above the second region.

Description

    TECHNIC FIELD
  • The present invention relates to a bottom-gate thin film transistor, a display apparatus, and a method for manufacturing a thin film transistor.
    • BACKGROUND ART
  • Thin film transistors (TFTs) are for example widely used as switching elements for pixels in display apparatuses such as liquid-crystal displays and organic electro-luminescence (EL) displays.
  • The thin film transistors have a configuration in which a gate electrode, an insulating layer, a semiconductor layer (a channel layer), a source electrode, and a drain electrode are formed on a substrate. In particular, bottom-gate thin film transistors are characterized in that the gate electrode is located closer to the substrate than the channel layer.
    • CITATION LIST Patent Literature
  • Patent Literature 1: Japanese Patent No. 4109266
    • SUMMARY OF INVENTION Technical Problem
  • Manufacturing of bottom-gate thin film transistors as channel-etched thin film transistors involves the following problem. That is, etching of channel layers, which is performed in a process of the manufacturing, makes it difficult to control a remaining film amount in the channel layers, and consequently there is relatively great variation in characteristics among the thus manufactured thin film transistors.
  • The present invention has been made in view of the circumstances described above, and an object thereof is to provide thin film transistors that show little characteristic variation, a display apparatus including such thin film transistors, and a method for manufacturing such thin film transistors.
    • Solution to Problem
  • A thin film transistor according to the present application includes a gate electrode, a gate insulating film, a semiconductor layer, an etch stop layer, and a source electrode and a drain electrode. The gate electrode is disposed on a substrate. The gate insulating film covers the gate electrode. The semiconductor layer is disposed on the gate insulating film. The semiconductor layer includes a polysilicon film located within a range defined by the gate electrode in a plan view. The etch stop layer is disposed on the polysilicon film. The source electrode and the drain electrode are disposed on the semiconductor layer with a space therebetween. The polysilicon film has first and second regions that are not covered by the etch stop layer. A portion of the source electrode is located over the first region, and a portion of the drain electrode is located over the second region.
  • A display apparatus according to the present application includes a plurality of display elements and a plurality of thin film transistors that select or drive the respective display elements. Each of the thin film transistors is the thin film transistor according to the present application described above. Each of the thin film transistors selects or drives the corresponding display element when the display element is to be displayed.
  • A method for manufacturing a thin film transistor according to an aspect of the present application includes: forming a gate electrode on a substrate; forming a gate insulating film to cover the gate electrode; forming a semiconductor layer including an amorphous silicon film on the gate insulating film; forming an etch stop layer on the semiconductor layer; forming a polysilicon film within a range defined by the gate electrode in a plan view by irradiating a portion of the amorphous silicon film with energy beams from above through the etch stop layer; removing portions of the etch stop layer so that the polysilicon film has first and second regions that are not covered by the etch stop layer; and forming a source electrode and a drain electrode on the semiconductor layer with a space therebetween so that a portion of one of the source electrode and the drain electrode is located over the first region, and a portion of another of the source electrode and the drain electrode is located over the second region.
  • A method for manufacturing a thin film transistor according to another aspect of the present application includes: forming a gate electrode on a substrate; forming a gate insulating film to cover the gate electrode; forming a semiconductor layer including an amorphous silicon film on the gate insulating film; forming a polysilicon film within a range defined by the gate electrode in a plan view by irradiating a portion of the amorphous silicon film with energy beams; forming an etch stop layer on the semiconductor layer; removing portions of the etch stop layer so that the polysilicon film has first and second regions that are not covered by the etch stop layer; and forming a source electrode and a drain electrode on the semiconductor layer with a space therebetween so that a portion of one of the source electrode and the drain electrode is located over the first region, and a portion of another of the source electrode and the drain electrode is located over the second region.
    • Advantageous Effects of Invention
  • The present invention allows control of a remaining film amount in channel layers and reduction in characteristic variation.
    • BRIEF DESCRIPTION OF DRAWINGS
  • FIG. 1 is a cross-sectional view schematically illustrating a configuration of a thin film transistor according to Embodiment 1.
  • FIG. 2 is a plan view schematically illustrating a configuration of main elements of the thin film transistor according to Embodiment 1.
  • FIG. 3 is a graph illustrating characteristics of the thin film transistor.
  • FIGS. 4A to 4D are cross-sectional views schematically illustrating a manufacturing method of the thin film transistor according to Embodiment 1.
  • FIG. 5 is a cross-sectional view schematically illustrating a configuration of a thin film transistor according to Embodiment 2.
  • FIG. 6 is a plan view schematically illustrating a configuration of main elements of the thin film transistor according to Embodiment 2.
  • FIGS. 7A to 7D are cross-sectional views schematically illustrating a manufacturing method of a thin film transistor according to Embodiment 3.
  • FIG. 8 is a cross-sectional view schematically illustrating the manufacturing method of the thin film transistor according to Embodiment 3.
  • FIG. 9 is a block diagram illustrating a configuration of a display apparatus according to Embodiment 4.
  • FIG. 10 is a circuit diagram illustrating an example of a configuration of each pixel.
    •  DESCRIPTION OF EMBODIMENTS
  • The following describes embodiments of the present invention in detail based on the drawings.
    • Embodiment 1
  • FIG. 1 is a cross-sectional view schematically illustrating a configuration of a thin film transistor according to Embodiment 1. FIG. 2 is a plan view schematically illustrating a configuration of main elements of the thin film transistor. The thin film transistor according to Embodiment 1 includes a gate electrode 2, a gate insulating film 3, a semiconductor layer (a channel layer) 4, an etch stop layer 5A, a source electrode 6, and a drain electrode 7. Note that FIG. 2, which is a plan view, illustrates a positional relationship between the gate electrode 2, a polysilicon film 42, the etch stop layer 5A, the source electrode 6, and the drain electrode 7, and does not show other elements of configuration of the thin film transistor in order to simplify the drawing.
  • The gate electrode 2 is formed on a surface of a substrate 1 by patterning. Examples of materials that can be used for formation of the gate electrode 2 include metals such as Al, Mo, Cr, Ta, Cu, and Ti; alloys containing at least one of the metals as a main component; and metal oxides. An insulating substrate such as a glass substrate is for example used as the substrate 1.
  • The gate insulating film 3 is formed so as to cover the gate electrode 2 on the substrate 1. The gate insulating film 3 may be an insulating film of an organic material or an insulating film of an inorganic material. For example, tetraethyl orthosilicate (TOS) can be used for the insulating film of an organic material. For example, SiO2, SiO2/SiN, SiN, and SiON can be used for the insulating film of an inorganic material.
  • The semiconductor layer 4 includes a first amorphous silicon film 41, the polysilicon film 42, a second amorphous silicon film 43, and an n+ silicon film 44. The first amorphous silicon film 41 is formed on the gate insulating film 3 and has a thickness of at least 250 Å. The polysilicon film 42 is formed on the gate insulating film 3 as well as the first amorphous silicon film 41 and resides in the same layer as the first amorphous silicon film 41. The polysilicon film 42 contains polycrystalline silicon microcrystalline silicon, which has a smaller grain size than the polycrystalline silicon, or monocrystalline silicon. In a plan view of the present embodiment, the polysilicon film 42 is located within a range defined by the gate electrode 2 (a range defined by a perimeter of the gate electrode 2, which in an example illustrated in FIG. 2 is a rectangular region).
  • The second amorphous silicon film 43 is formed on the first amorphous silicon film 41 and the polysilicon film 42, and has a thickness of approximately 500 to 900 Å. The n+ silicon film 44 is a semiconductor film containing a high concentration of impurity such as phosphorus and arsenic. The n+ silicon film 44 is formed on the second amorphous silicon film 43.
  • The etch stop layer 5A is an insular film formed on the polysilicon film 42. The etch stop layer 5A can for example be formed using a material such as SiO2. According to the present embodiment, the polysilicon film 42 extends beyond a range of the etch stop layer 5A, having regions 421 and 422 that are not covered by the etch stop layer 5A. That is, in a plan view, the regions 421 and 422 of the polysilicon film 42 are located outside a range defined by the etch stop layer 5A (a range defined by a perimeter of the etch stop layer 5A). The regions 421 and 422 protrude from the etch stop layer 5A by protrusion lengths D1 and D2, respectively, and the protrusion lengths D1 and D2 are preferably each at least 3 μm. Note that the protrusion length D1 does not have to be equal to the protrusion length D2 so long as the protrusion lengths D1 and D2 are each at least 3 μm. The protrusion lengths and D2 may be each less than 3 μm. In such a configuration, the protrusion length D1 is preferably equal to the protrusion length D2.
  • The source electrode 6 and the drain electrode 7 each having a desired pattern are formed on the semiconductor layer 4 (the n+ silicon film 44) with a space therebetween. Examples of materials that can be used for formation of the source electrode 6 and the drain electrode 7 include metals such as Al, Mo, Cr, Ta, Cu, and Ti; alloys containing at least one of the metals as a main component; and metal oxides.
  • According to the present embodiment, the source electrode 6 and the drain electrode 7 are respectively located toward the region 421 (a first region) and the region 422 (a second region) that are not covered by the etch stop layer 5A of the polysilicon film 42. In other words, a portion of the source electrode 6 is located over the region 421, and a portion of the drain electrode 7 is located over the region 422.
  • FIG. 3 is a graph illustrating characteristics of the thin film transistor. The graph shown in FIG. 3 illustrates a relationship between the protrusion lengths D1 and D2 by which the polysilicon film 42 protrudes from the etch stop layer 5A and a value of electric current that flows between the source electrode 6 and the drain electrode 7 when the thin film transistor is on. The protrusion length D1 at the source electrode 6 is equal to the protrusion length D2 at the drain electrode 7. The horizontal axis of the graph shown in FIG. 3 represents one of the protrusion lengths D1 (D2), and the vertical axis represents the electric current value between the source electrode 6 and the drain electrode 7 when the thin film transistor is on.
  • The graph shown in FIG, 3 indicates that almost no electric current flows between the source electrode 6 and the drain electrode 7 in a configuration in which the polysilicon film 42 barely extends beyond the range of the etch stop layer 5A, that is, in a configuration in which the protrusion lengths D1 and D2 of the polysilicon film 42 are each substantially zero.
  • By contrast, electric current flows between the source electrode 6 and the drain electrode 7 when the thin film transistor is on as long as the polysilicon film 42 extends beyond the range of the etch stop layer 5A, that is, as long as the protrusion lengths D1 and D2 of the polysilicon film 42 are each a finite length.
  • The value of the electric current that flows between the source electrode 6 and the drain electrode 7 when the thin film transistor is on is proportional to the protrusion lengths D1 and D2 on condition that the protrusion lengths D1 and D2 of the polysilicon film 42 are each less than 3 μm. That is, in a configuration in which the protrusion lengths D1 and D2 are each less than 3 μm but the protrusion lengths D1 and D2 are different from each other, the value of the electric current that flows from the source electrode 6 to the drain electrode 7 through the semiconductor layer 4 differs from the value of the electric current that flows from the drain electrode 7 to the source electrode 6, which may cause characteristic variation among thin film transistors. The protrusion lengths D1 and D2 are therefore preferably equal to each other in a configuration in which the protrusion lengths D1 and D2 of the polysilicon film 42 are each less than 3 μm.
  • The value of the electric current that flows between the source electrode 6 and the drain electrode 7 is approximately constant without dependence on the protrusion lengths D1 and D2 on condition that the protrusion lengths D1 and D2 of the polysilicon film 42 are each greater than or equal to 3 μm. Therefore, the protrusion lengths D1 and D2 do not have to be equal to each other in a configuration in which the protrusion. lengths D1 and D2 of the polysilicon film 42 are each greater than or equal to 3 μm.
  • FIGS. 4A to 4D are cross-sectional views schematically illustrating a manufacturing method of the thin film transistor according to Embodiment 1. First, a metal film is deposited by sputtering on the surface of the insulating substrate 1 such as a glass substrate using, as a material, a metal such as Al, Mo, Cr, Ta, Cu, and Ti, an alloy containing at least one of the metals as a main component, or a metal oxide. The gate electrode 2 is formed by patterning through photolithography with a photomask, dry etching of the metal film, photoresist removal, and washing.
  • Next, a film is deposited by chemical vapor deposition ((ND) using a material such as SiO2 and SiN to form the gate insulating film 3 so as to cover the gate electrode 2 on the substrate 1.
  • Next, an amorphous silicon film having a thickness of approximately 500 to 700 Å is deposited by CVD to form the first amorphous silicon film 41 as an upper layer of the gate insulating film 3. Also, an SiO2 film having a thickness of approximately 500 to 1,000 Å is deposited by CVD to form the etch stop layer 5A as an upper layer of the first amorphous silicon film 41. FIG. 4A illustrates a phase in which the etch stop layer 5A has been formed.
  • Next, dehydrogenation is caused to give a hydrogen concentration of no greater than 2% in the first amorphous silicon film 41, and annealing is performed on the first amorphous silicon film 41 by irradiation within the range defined by the gate electrode 2 in a plan view with laser light (for example, energy beams such as an excimer laser) from above through the etch stop layer 5A. As a result of the annealing, a portion of amorphous silicon in the first amorphous silicon film 41 turns polycrystalline silicon to form the polysilicon film 42 in the same layer as the first amorphous silicon film 41. FIG. 4B illustrates a phase in which the polysilicon film 42 has been formed.
  • Next, the etch stop layer 5A is formed insular through photolithography with a photomask, dry etching of the etch stop layer 5A, photoresist removal, and washing. The photolithography with a photomask is carried out and dry etching of the first amorphous silicon film 41 is also carried out so that the thickness of the first amorphous silicon film 41 is at least 250 Å and the polysilicon film 42 has regions that are not covered by the etch stop layer 5A (the polysilicon film 42 extends beyond the range of the etch stop layer 5A, according to the present embodiment). FIG. 4C illustrates a phase in which the insular etch stop layer 5A has been formed.
  • Next, an amorphous silicon film having a thickness of approximately 500 to 900 Å is deposited by CVD to form the second amorphous silicon film 43. Also, an amorphous silicon film containing a high concentration of impurity such as phosphorus and arsenic is deposited by CVD to form the n+ silicon film 44 as an upper layer of the second amorphous silicon film 43.
  • Next, a metal film is deposited by sputtering using, as a material, a metal such as Al, Mo, Cr, Ta, Cu, and Ti, an alloy containing at least one of the metals as a main component, or a metal oxide. The source electrode 6 and the drain electrode 7 are formed as an upper layer of the semiconductor layer 4 by patterning through photolithography with a photomask, dry etching of the metal film, photoresist removal, and washing. The photolithography with a photomask and the dry etching of the metal film are carried out so that the source electrode 6 and the drain electrode 7 in the upper layer of the semiconductor layer 4 are spaced, and the source electrode 6 and the drain electrode 7 are respectively located toward the region 421 and the region 422 that are not covered by the etch stop layer 5A of the polysilicon film 42. FIG. 4D illustrates a phase in which the source electrode 6 and the drain electrode 7 have been formed.
  • In order to apply the thin film transistor according to Embodiment 1 to a liquid-crystal display apparatus as a switching element, a passivation film, an organic film, and a pixel electrode are formed in order as upper layers of the source electrode 6 and the drain electrode 7.
  • The passivation film is for example formed as an upper layer of the source electrode 6 and the drain electrode 7 by CVD using a material such as SiN. The organic film is formed as an upper layer of the passivation film using a material such as JAS including acrylic resin. Thereafter, a contact hole for the drain electrode 7 is formed by patterning through photolithography, dry etching, photoresist removal, and washing. Also, an indium tin oxide (ITO) film is deposited as an upper layer of the organic layer by sputtering and patterned to form the pixel electrode.
  • As described above, according to Embodiment 1, the etch stop layer 5A provided as the upper layer of the polysilicon film 42 prevents the thickness of the polysilicon film 42 from being reduced due to a process such as the etching in the patterning for the source electrode 6 and the drain electrode 7. That is, according to Embodiment 1, it is possible to control the film thickness in a channel section. Accordingly, it is possible to manufacture thin film transistors that show little characteristic variation even by a low temperature poly-silicon (UPS) process that leaves smaller areas of films having stable characteristics.
    • Embodiment 2
  • Embodiment 1 has been described referring to a configuration in which the insular etch stop layer 5A is provided as the upper layer of the polysilicon film 42. However, the etch stop layer does not have to be an insular layer.
  • Embodiment 2 will be described referring to a configuration in which an etch stop layer having a contact hole structure is provided as the upper layer of the polysilicon filet 42.
  • FIG. 5 is a cross-sectional view schematically illustrating a configuration of a thin film transistor according to Embodiment 2. FIG. 6 is a plan view schematically illustrating a configuration of main elements of the thin film transistor according to Embodiment 2. The thin film transistor according to Embodiment 2 includes the gate electrode 2, the gate insulating film 3, the semiconductor layer (the channel layer) 4, an etch stop layer 5B, the source electrode 6, and the drain electrode 7. Note that FIG. 6, which is a plan view, illustrates a positional relationship between the gate electrode 2, the polysilicon film 42, the etch stop layer 5B, the source electrode 6, and the drain electrode 7, and does not show other elements of configuration of the thin film transistor in order to simplify the drawing.
  • The substrate 1 is for example a glass substrate. The gate electrode 2 is formed on the surface of the substrate 1 by patterning. Examples of materials that can be used for formation of the gate electrode 2 include metals such as Al, Mo, Cr, Ta, Cu, and Ti; alloys containing at least one of the metals as a main component; and metal oxides.
  • The gate insulating film 3 is formed so as to cover the gate electrode 2 on the substrate 1. The gate insulating film 3 may be an insulating film of an organic material or an insulating film of an inorganic material. For example, TEOS can be used for the insulating film of an organic material. For example, SiO2, SiO2/SiN, SiN, and SiON can he used for the insulating film of an inorganic material.
  • The semiconductor layer 4 includes the first amorphous silicon film 41, the polysilicon film 42, the second amorphous silicon film 43, and the n+ silicon film 44. The first amorphous silicon film 41 is formed on the gate insulating film 3 and has a thickness of at least 250 Å. The polysilicon film 42 is formed on the gate insulating film 3 as well as the first amorphous silicon film 41 and resides in the same layer as the first amorphous silicon film 41. The polysilicon film 42 contains polycrystalline silicon, microcrystalline silicon, which has a smaller grain size than the polycrystalline silicon, or monocrystalline silicon. In a plan view of the present embodiment, the polysilicon film 42 is located within the range defined by the gate electrode 2 (a rectangular region in an example illustrated in FIG. 6). As in Embodiment 1, the polysilicon film 42 according to Embodiment 2 is formed by partially performing annealing on the first amorphous silicon film 41 by irradiation within the range defined by the gate electrode 2 in a plan view with laser light (for example, energy beams such as from an excimer laser).
  • The second amorphous silicon film 43 is formed on the first amorphous silicon film 41 and the polysilicon film 42, and has a thickness of approximately 500 to 900 Å. The n+ silicon film 44 is a semiconductor film containing a high concentration of impurity such as phosphorus and arsenic. The n+ silicon film 44 is formed on the second amorphous silicon film 43.
  • The etch stop layer 5B having contact holes 51 and 52 is formed on the polysilicon film 42. The etch stop layer 5B is for example formed by CVD using a material such as SiO2. The contact holes 51 and 52 of the etch stop layer 5B are formed through processes such as photolithography with a photomask and dry etching of the etch stop layer 5B.
  • The polysilicon film 42 resides right under the etch stop layer 5B. Since the etch stop layer 5B has the contact holes 51 and 52, the polysilicon film 42 has regions 423 and 424 that are not covered by the etch stop layer 5B. That is, the regions 423 and 424 of the polysilicon film 42 are located within a range defined by the etch stop layer 5B (a range defined by a perimeter of the etch stop layer 5B) in a plan view. Preferably, lengths D3 and D4 of the respective regions 423 and 424 in a direction in which the source electrode 6 and the drain electrode 7 are spaced are each at least 3 μm. Note that the length D3 does not have to be equal to the length D4 so long as the lengths D3 and D4 are each at least 3 μm. The lengths D3 and D4 may be each less than 3 μm. In such a configuration, the length D3 is preferably equal to the length D4.
  • The source electrode 6 and the drain electrode 7 each having a desired pattern are formed on the semiconductor layer 4 (the n+ silicon film 44) with a space therebetween. Examples of materials that can be used for formation of the source electrode 6 and the drain electrode 7 include metals such as Al, Mo, Cr, Ta, Cu, and Ti; alloys containing at least one of the metals as a main component; and metal oxides.
  • According to the present embodiment, the source electrode 6 and the drain electrode 7 are respectively located toward the region 423 (the first region) and the region 424 (the second region) that are not covered by the etch stop layer 5B of the polysilicon film 42. In other words, a portion of the source electrode 6 is located over the region 423, and a portion of the drain electrode 7 is located over the region 424.
  • A manufacturing method of the thin film transistor according to Embodiment 2 is similar to the manufacturing method according to Embodiment 1. According to Embodiment 2, the etch stop layer 5B provided as the upper layer of the polysilicon film 42 prevents the thickness of the polysilicon film 42 from being reduced due to a process such as the etching in the patterning for the source electrode 6 and the drain electrode 7. That is, it is possible to control the film thickness in the channel section, Accordingly, it is possible to manufacture thin film transistors that show little characteristic variation even by an LTPS process that leaves smaller areas of films having stable characteristics.
    • Embodiment 3
  • Embodiment 1 has a configuration in which the polysilicon film 42 is formed by partially irradiating the first amorphous silicon film 41 with laser light after the etch stop layer 5A has been formed. However, the irradiation of the first amorphous silicon film 41 with laser light may be performed before the etch stop layer 5A is formed.
  • Embodiment 3 will be described referring to a method in which the polysilicon film 42 is formed by partially irradiating the first amorphous silicon film 41 with laser light before the etch stop layer 5A is formed.
  • FIGS. 7A to 8 are cross-sectional views schematically illustrating a manufacturing method of a thin film transistor according to Embodiment 3. First, a metal film is deposited by sputtering on the surface of the insulating substrate 1 such as a glass substrate using, as a material, a metal such as Al, Mo, Cr, Ta, Cu, and Ti, an alloy containing at least one of the metals as a main component, or a metal oxide. The gate electrode 2 is formed by patterning through photolithography with a photomask, dry etching of the metal film, photoresist removal, and washing.
  • Next, a film is deposited by CVD using a material such as SiO2 and SiN to form the gate insulating film 3 so as to cover the gate electrode 2 on the substrate 1. Also, an amorphous silicon film having a thickness of approximately 500 to 700 Å is deposited by CVD to form the first amorphous silicon film 41 as an upper layer of the gate insulating film 3. FIG. 7A illustrates a phase in which the gate electrode 2, the gate insulating film 3, and the first amorphous silicon film 41 have been formed on the substrate 1.
  • Next, dehydrogenation is caused to give a hydrogen concentration of no greater than 2% in the first amorphous silicon film 41, and annealing is performed on the first amorphous silicon film 41 by irradiation within the range defined by the gate electrode 2 in a plan view with laser light (for example, energy beams such as from an excimer laser). As a result of the annealing, a portion of amorphous silicon in the first amorphous silicon film 41 turns polycrystalline silicon to form the polysilicon film 42 in the same layer as the first amorphous silicon film 41. FIG. 7B illustrates a phase in which the polysilicon film 42 has been formed.
  • Next, an SiO2 film having a thickness of approximately 500 to 1,000 Å is deposited by CVD to form the etch stop layer 5A as an upper layer of the first amorphous silicon film 41 and the polysilicon film 42. FIG. 7C illustrates a phase in which the etch stop layer 5A has been formed.
  • Next, the etch stop layer 5A is formed insular through photolithography with a photomask, dry etching of the etch stop layer 5A, photoresist removal, and washing. The photolithography with a photomask is carried out and dry etching of the first amorphous silicon film 41 is also carried out so that the thickness of the first amorphous silicon film 41 is at least 250 Å and the polysilicon film 42 has regions that are not covered by the etch stop layer 5A (the polysilicon film 42 extends beyond the range of the etch stop layer 5A, according to the present embodiment). FIG. 7D illustrates phase in which the insular etch stop layer 5A has been formed.
  • Next, an amorphous silicon film having a thickness of approximately 500 to 900 Å is deposited by CVD to form the second amorphous silicon film 43. An amorphous silicon film containing a high concentration of impurity such as phosphorus and arsenic is deposited by CVD to form the n+ silicon film 44 as an upper layer of the second amorphous silicon film 43.
  • Next, a metal film is deposited by sputtering using, as a material, a metal such as Al, Cr, Ta, Cu, and Ti, an alloy containing at least one of the metals as a main component, or a metal oxide. The source electrode 6 and the drain electrode 7 are formed as an upper layer of the semiconductor layer 4 by patterning through photolithography with a photomask, dry etching of the metal film, photoresist removal, and washing. The photolithography with a photomask and the dry etching of the metal film are carried out so that the source electrode 6 and the drain electrode 7 in the upper layer of the semiconductor layer 4 are spaced, and the source electrode 6 and the drain electrode 7 are respectively located toward the region 421 and the region 422 that are not covered by the etch stop layer 5A of the polysilicon film 42. FIG. 8 illustrates a phase in which the source electrode 6 and the drain electrode 7 have been formed.
  • In order to apply the thin film transistor manufactured as described above to a liquid-crystal display apparatus as a switching element, a passivation film, an organic film, and a pixel electrode are formed in order as upper layers of the source electrode 6 and the drain electrode 7.
  • Although the present embodiment has been described referring to a configuration in which the etch stop layer 5A is formed insular through photolithography with a photomask, dry etching of the etch stop layer 5A, photoresist removal, and washing, the present embodiment may have a configuration in which the etch stop layer 5B having a contact hole structure is formed as in Embodiment 2.
  • Although the present embodiment has been described referring to a configuration in Which the etch stop layer 5A is formed by depositing an SiO2 film as the upper layer of the first amorphous silicon film 41 and the polysilicon film 42, the present embodiment may alternatively have a configuration in which the insular etch stop layer 5A or the etch stop layer 5B having a contact hole structure is formed by applying photosensitive spin on glass (SOG) as the upper layer of the first amorphous silicon film 41 and the polysilicon film 42 and carrying out photolithography with a photomask. Such a configuration eliminates the need for the etching of the etch stop layer 5A or 5B, and thus further facilitates control of the film thickness in a contact section.
    • Embodiment 4
  • A display apparatus having a configuration adopting the thin film transistor according to any of the above-described embodiments is described as Embodiment 4.
  • FIG. 9 is a block diagram illustrating the configuration of the display apparatus according to Embodiment 4. The display apparatus illustrated in FIG. 9 is an example of a liquid-crystal display apparatus and includes a liquid-crystal display panel 100, a gate driver 101, a source driver 102, a power supply circuit 103, image memory 104, and a control circuit 105.
  • The control circuit 105 outputs control signals for separately controlling the gate driver 101, the source driver 102, the power supply circuit 103, and the image memory 104 in synchronization with an externally input synchronization signal.
  • The image memory 104 temporarily stores therein picture data of a display target and outputs the picture data to the source driver 102 in accordance with a memory control signal input from the control circuit 105. The image memory 104 may be incorporated in the control circuit 105 and configured to output the picture data to the source driver 102 after internal processing in the control circuit 105.
  • The power supply circuit 103 generates voltages such as a drive voltage for the gate driver 101 and a drive voltage for the source driver 102, and supplies the drive voltages to the gate driver 101 and the source driver 102, respectively, in accordance with a power supply control signal input from the control circuit 105.
  • The gate driver 101 generates a scanning signal for turning on or off switching elements 11 (see FIG. 10) of respective pixels 10 arranged in a matrix in the liquid-crystal display panel 100 and sequentially applies the generated scanning signal to gate lines connected to the gate driver in accordance with a gate driver control signal input from the control circuit 105.
  • The source driver 102 generates a data signal corresponding to the picture data input from the image memory 104 and sequentially applies the generated data signal to source lines connected to the source driver 102 in accordance with a source driver control signal input from the control circuit 105. The data signal applied by the source driver 102 through the source lines are written to pixels 10 for which corresponding switching elements 11 are on.
  • The present embodiment has been described referring to a configuration in which the gate driver 101 and the source driver 102 are provided externally to the liquid-crystal display panel 100. However, the present embodiment may alternatively have a configuration in which the gate driver 101 and the source driver 102 are mounted on a periphery of the liquid-crystal display panel 100.
  • FIG. 10 is a circuit diagram illustrating an example of a configuration of each pixel 10. Each pixel 10 includes a switching element 11 and a pixel electrode 12. The switching element 11 is for example thin film transistor according to any of Embodiments 1 to 3. The source electrode 6 is connected to a source line and the drain electrode 7 is connected to the pixel electrode 12. The gate electrode 2 of the switching element 11 is connected to a gate line. The switching element 11 is switched between being on and being off in accordance with the scanning signal supplied to the gate line, and is capable of electrically disconnecting the pixel electrode 12 from the source line and electrically connecting the pixel electrode 12 to the source line.
  • The liquid-crystal display panel 100 includes a counter electrode 13 opposed to the pixel electrode 12. A liquid crystal substance is enclosed between the pixel electrode 12 and the counter electrode 13 thereby to form a liquid crystal capacitor C1, The counter electrode 13 is connected to a common voltage generator circuit, not shown, and is for example maintained at a fixed potential through application of a common voltage Vcom by the common voltage generator circuit.
  • Each pixel 10 includes a storage capacitor C2 parallely connected with the liquid crystal capacitor C1. The storage capacitor C2 is also charged when a voltage is applied to the pixel electrode 12. Thus, a value of the voltage of the pixel 10 can be maintained by the fixed potential of the storage capacitor C2 even while no data voltage is applied through the corresponding source line.
  • The control circuit 105 of the liquid-crystal display apparatus controls the transmittance of the liquid crystal substance in each pixel 10 by controlling the magnitude of the voltage to be applied between the pixel electrode 12 and the counter electrode 13 through relevant elements such as the gate driver 101 and the source driver 102. Thus, the control circuit 105 adjusts the amount of light that passes through the liquid crystal substance for displaying a picture.
  • The use of the thin film transistor according to any of Embodiments 1 to 3 as the switching element 11 of each pixel 10 enables reduction of variation in characteristics among thin film transistors in the liquid-crystal display panel 100. It is therefore possible to maintain a good display quality of the liquid-crystal display panel 100.
  • Note that although the liquid-crystal display apparatus is described as an example of the display apparatus according to Embodiment 4, the display device according to Embodiment 4 may have a configuration including the thin film transistors according to any of Embodiments 1 to 3 as switching elements for pixel selection or as switching elements for pixel driving in an organic EL display.
  • The presently disclosed embodiments are merely examples in all aspects and should not be construed to be limiting. The scope of the present invention is indicated by the claims, rather than by the description given above, and includes all variations that are equivalent in meaning and scope to the claims.
    • REFERENCE SIGNS LIST
    • 1 Substrate
    • 2 Gate electrode
    • 3 Gate insulating film
    • 4 Semiconductor layer
    • 5A, 5B Etch stop layer
    • 6 Source electrode
    • 7 Drain electrode
    • 51, 52 Contact hole
    • 421, 422 Region
    • 423, 424 Region

Claims (8)

1. A thin film transistor comprising:
a gate electrode disposed on a substrate;
a gate insulating film covering the gate electrode;
a semiconductor layer disposed on the gate insulating film, the semiconductor layer including a polysilicon film located within a range defined by the gate electrode in a plan view;
an etch stop layer disposed on the polysilicon film; and
a source electrode and a drain electrode disposed on the semiconductor layer with a space therebetween, wherein
the polysilicon film has first and second regions that are not covered by the etch stop layer,
a portion of the source electrode is located over the first region, and a portion of the drain electrode is located over the second region, and
the semiconductor layer includes an amorphous silicon film in the same layer as the polysilicon film.
2. The thin film transistor according to claim 1, wherein
the first and second regions of the polysilicon film are located outside a range defined by the etch stop layer in a plan view.
3. The thin film transistor according to claim 1, wherein
the first and second regions of the polysilicon film are located within a range defined by the etch stop layer in a plan view.
4. The thin film transistor according to claim 1, wherein the first and second regions each have a length of at least 3 μm in a direction in which the source electrode and the drain electrode are spaced.
5. (canceled)
6. A display apparatus comprising:
a plurality of display elements; and
a plurality of thin film transistors configured to select or drive the respective display elements, wherein
each of the thin film transistors is the thin film transistor according to claim 1, and
each of the thin film transistors selects or drives the corresponding display element when the display element is to be displayed.
7. A method for manufacturing a thin film transistor, comprising:
forming a gate electrode on a substrate;
forming a gate insulating film to cover the gate electrode;
forming a semiconductor layer on the gate insulating film, the semiconductor layer including an amorphous silicon film;
forming an etch stop layer on the semiconductor layer;
forming a polysilicon film within a range defined by the gate electrode in a plan view by irradiating a portion of the amorphous silicon film with energy beams from above through the etch stop layer;
removing portions of the etch stop layer so that the polysilicon film has first and second regions that are not covered by the etch stop layer; and
forming a source electrode and a drain electrode on the semiconductor layer with a space therebetween so that a portion of one of the source electrode and the drain electrode is located over the first region, and a portion of another of the source electrode and the drain electrode is located over the second region.
8. A method for manufacturing a thin film transistor, comprising:
forming a gate electrode on a substrate;
forming a gate insulating film to cover the gate electrode;
forming a semiconductor layer on the gate insulating film, the semiconductor layer including an amorphous silicon film;
forming a polysilicon film within a range defined by the gate electrode in a plan view by irradiating a portion of the amorphous silicon film with energy beams;
forming an etch stop layer on the semiconductor layer;
removing portions of the etch stop layer so that the polysilicon film has first and second regions that are not covered by the etch stop layer; and
forming a source electrode and a drain electrode on the semiconductor layer with a space therebetween so that a portion of one of the source electrode and the drain electrode is located over the first region, and a portion of another of the source electrode and the drain electrode is located over the second region.
US16/095,921 2016-04-25 2016-04-25 Thin film transistor, display device, and thin film transistor manufacturing method Abandoned US20190140102A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2016/062945 WO2017187486A1 (en) 2016-04-25 2016-04-25 Thin film transistor, display device, and thin film transistor manufacturing method

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2016/062945 A-371-Of-International WO2017187486A1 (en) 2016-04-25 2016-04-25 Thin film transistor, display device, and thin film transistor manufacturing method

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US17/459,256 Division US11955559B2 (en) 2016-04-25 2021-08-27 Thin film transistor, display device, and thin film transistor manufacturing method

Publications (1)

Publication Number Publication Date
US20190140102A1 true US20190140102A1 (en) 2019-05-09

Family

ID=60160235

Family Applications (2)

Application Number Title Priority Date Filing Date
US16/095,921 Abandoned US20190140102A1 (en) 2016-04-25 2016-04-25 Thin film transistor, display device, and thin film transistor manufacturing method
US17/459,256 Active 2037-01-07 US11955559B2 (en) 2016-04-25 2021-08-27 Thin film transistor, display device, and thin film transistor manufacturing method

Family Applications After (1)

Application Number Title Priority Date Filing Date
US17/459,256 Active 2037-01-07 US11955559B2 (en) 2016-04-25 2021-08-27 Thin film transistor, display device, and thin film transistor manufacturing method

Country Status (3)

Country Link
US (2) US20190140102A1 (en)
CN (1) CN109417099A (en)
WO (1) WO2017187486A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20200006394A1 (en) * 2018-06-28 2020-01-02 Sakai Display Products Corporation Thin film transistor, display device and method for producing thin film transistor
US11522070B2 (en) * 2018-08-29 2022-12-06 Wuhan China Star Optoelectronics Technology Co., Ltd Manufacturing method of low temperature poly-silicon substrate (LTPS)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2019222910A1 (en) * 2018-05-22 2019-11-28 Boe Technology Group Co., Ltd. Array substrate, display apparatus, pixel driving circuit, method for driving image display in display apparatus, and method of fabricating array substrate
US20210234049A1 (en) * 2018-06-07 2021-07-29 Sakai Display Products Corporation Thin-film transistor and manufacturing method therefor
US20210167221A1 (en) * 2018-06-07 2021-06-03 Sakai Display Products Corporation Thin-film transistor and manufacturing method therefor
CN112292751A (en) * 2018-06-07 2021-01-29 堺显示器制品株式会社 Thin film transistor and method of manufacturing the same
WO2019234891A1 (en) * 2018-06-07 2019-12-12 堺ディスプレイプロダクト株式会社 Thin-film transistor and manufacturing method therefor
US20210343878A1 (en) * 2018-10-11 2021-11-04 Sakai Display Products Corporation Thin-film transistor and method for manufacturing same
US11183595B2 (en) * 2019-11-22 2021-11-23 Sakai Display Products Corporation Thin film transistor, image display panel, and method for manufacturing thin film transistor

Family Cites Families (49)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01219825A (en) * 1988-02-29 1989-09-01 Seikosha Co Ltd Amorphous silicon thin film transistor
US5474941A (en) * 1990-12-28 1995-12-12 Sharp Kabushiki Kaisha Method for producing an active matrix substrate
JPH09186335A (en) * 1995-12-27 1997-07-15 Casio Comput Co Ltd Thin film transistor and its manufacturing method
JPH09203908A (en) 1996-01-25 1997-08-05 Furontetsuku:Kk Thin-film transistor for liquid crystal display device and liquid crystal display device
JP3516424B2 (en) 1996-03-10 2004-04-05 株式会社半導体エネルギー研究所 Thin film semiconductor device
US5637519A (en) 1996-03-21 1997-06-10 Industrial Technology Research Institute Method of fabricating a lightly doped drain thin-film transistor
JPH09283443A (en) * 1996-04-15 1997-10-31 Casio Comput Co Ltd Manufacture of semiconductor thin film
US6051827A (en) * 1998-04-28 2000-04-18 Xerox Corporation Hybrid sensor pixel architecture with threshold response
US6031248A (en) * 1998-04-28 2000-02-29 Xerox Corporation Hybrid sensor pixel architecture
US6246070B1 (en) * 1998-08-21 2001-06-12 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device provided with semiconductor circuit made of semiconductor element and method of fabricating the same
JP2001119029A (en) 1999-10-18 2001-04-27 Fujitsu Ltd Thin-film transistor, manufacturing method therefor, and liquid crystal display provided, with the transistor
KR100928490B1 (en) * 2003-06-28 2009-11-26 엘지디스플레이 주식회사 LCD panel and manufacturing method thereof
TWI256515B (en) 2004-04-06 2006-06-11 Quanta Display Inc Structure of LTPS-TFT and fabricating method thereof
CN100386885C (en) * 2004-07-22 2008-05-07 友达光电股份有限公司 Low temp polycrystal silicon film transistor and manufacturing method thereof
KR100721555B1 (en) * 2004-08-13 2007-05-23 삼성에스디아이 주식회사 Bottom gate thin film transistor and method fabricating thereof
KR100659759B1 (en) * 2004-10-06 2006-12-19 삼성에스디아이 주식회사 bottom-gate type thin film transistor, flat panel display including the same and fabrication method of the thin film transistor
KR100671824B1 (en) * 2005-12-14 2007-01-19 진 장 Method for manutacturing reverse-staggered film transistor
KR100785020B1 (en) * 2006-06-09 2007-12-12 삼성전자주식회사 Bottom gate thin film transistor and method of manufacturing thereof
KR20080047773A (en) 2006-11-27 2008-05-30 엘지디스플레이 주식회사 Poly silicon thin film transistor substrate and manufacturing method thereof
JPWO2008136505A1 (en) * 2007-05-08 2010-07-29 出光興産株式会社 Semiconductor device, thin film transistor, and manufacturing method thereof
KR100908472B1 (en) * 2007-11-20 2009-07-21 주식회사 엔씰텍 Thin film transistor, method of manufacturing the same, flat panel display including the same, and manufacturing method thereof
DE112008003488B4 (en) * 2007-12-25 2012-01-19 Ulvac, Inc. Method for producing a thin-film transistor and thin-film transistor
KR100965260B1 (en) * 2008-01-25 2010-06-22 삼성모바일디스플레이주식회사 Thin film transistor, fabricating method for the same, and organic light emitting diode display device comprising the same
KR100982311B1 (en) * 2008-05-26 2010-09-15 삼성모바일디스플레이주식회사 Thin film transistor, fabricating method for the same, and organic light emitting diode display device comprising the same
KR101015844B1 (en) * 2008-06-19 2011-02-23 삼성모바일디스플레이주식회사 Thin Film Transistor, The Fabricating Method of The Same and Organic Light Emitted Desplay Device Comprising The Same
KR100963104B1 (en) 2008-07-08 2010-06-14 삼성모바일디스플레이주식회사 Thin film transistor, method of manufacturing the thin film transistor and flat panel display device having the thin film transistor
US8945981B2 (en) 2008-07-31 2015-02-03 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
KR20100023151A (en) * 2008-08-21 2010-03-04 삼성모바일디스플레이주식회사 Thin film transistor and fabricating method thereof
KR101263726B1 (en) 2008-11-07 2013-05-13 엘지디스플레이 주식회사 Array substrate including thin film transistor of polycrystalline silicon and method of fabricating the same
WO2011004624A1 (en) * 2009-07-09 2011-01-13 シャープ株式会社 Thin-film transistor producing method
WO2011027649A1 (en) * 2009-09-02 2011-03-10 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device including a transistor, and manufacturing method of semiconductor device
JP5564879B2 (en) 2009-10-01 2014-08-06 三菱電機株式会社 Method for crystallizing amorphous semiconductor film, thin film transistor, semiconductor device, display device, and manufacturing method thereof
KR101280827B1 (en) 2009-11-20 2013-07-02 엘지디스플레이 주식회사 Array substrate and method of fabricating the same
JP5688223B2 (en) * 2010-02-03 2015-03-25 三菱電機株式会社 THIN FILM TRANSISTOR, SEMICONDUCTOR DEVICE, AND METHOD FOR MANUFACTURING THIN FILM TRANSISTOR
JP5629480B2 (en) * 2010-03-15 2014-11-19 株式会社ジャパンディスプレイ THIN FILM TRANSISTOR, ITS MANUFACTURING METHOD, ELECTRO-OPTICAL DEVICE, AND ELECTRONIC DEVICE
WO2013005250A1 (en) 2011-07-05 2013-01-10 パナソニック株式会社 Thin-film transistor, method of manufacturing thereof, and display apparatus
US9419146B2 (en) * 2012-01-26 2016-08-16 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
WO2013118233A1 (en) * 2012-02-06 2013-08-15 パナソニック株式会社 Thin film semiconductor device manufacturing method and thin film semiconductor device
US9698173B2 (en) * 2014-08-24 2017-07-04 Royole Corporation Thin film transistor, display, and method for fabricating the same
WO2016072024A1 (en) * 2014-11-07 2016-05-12 堺ディスプレイプロダクト株式会社 Method for manufacturing thin-film transistor, thin-film transistor, and display panel
JP6471379B2 (en) * 2014-11-25 2019-02-20 株式会社ブイ・テクノロジー Thin film transistor, thin film transistor manufacturing method, and laser annealing apparatus
JP6086394B2 (en) 2015-03-11 2017-03-01 株式会社ブイ・テクノロジー Thin film transistor substrate, display panel, laser annealing method
US10008606B2 (en) * 2015-03-30 2018-06-26 Sakai Display Products Corporation Thin film transistor and display panel
JP6483271B2 (en) * 2015-09-17 2019-03-13 堺ディスプレイプロダクト株式会社 THIN FILM TRANSISTOR AND METHOD FOR PRODUCING THIN FILM TRANSISTOR
JP6615658B2 (en) * 2016-03-16 2019-12-04 株式会社ブイ・テクノロジー Mask and thin film transistor manufacturing method
CN105845737B (en) * 2016-05-17 2019-07-02 京东方科技集团股份有限公司 Thin film transistor (TFT) and its manufacturing method, array substrate, display device
JP2020004861A (en) 2018-06-28 2020-01-09 堺ディスプレイプロダクト株式会社 Thin-film transistor, display, and method for manufacturing thin-film transistor
JP2020004860A (en) * 2018-06-28 2020-01-09 堺ディスプレイプロダクト株式会社 Thin-film transistor, display, and method for manufacturing thin-film transistor
JP2020004859A (en) 2018-06-28 2020-01-09 堺ディスプレイプロダクト株式会社 Thin-film transistor, display, and method for manufacturing thin-film transistor

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20200006394A1 (en) * 2018-06-28 2020-01-02 Sakai Display Products Corporation Thin film transistor, display device and method for producing thin film transistor
US11133333B2 (en) * 2018-06-28 2021-09-28 Sakai Display Products Corporation Producing method for thin film transistor with different crystallinities
US11522070B2 (en) * 2018-08-29 2022-12-06 Wuhan China Star Optoelectronics Technology Co., Ltd Manufacturing method of low temperature poly-silicon substrate (LTPS)

Also Published As

Publication number Publication date
US11955559B2 (en) 2024-04-09
US20210391475A1 (en) 2021-12-16
WO2017187486A1 (en) 2017-11-02
CN109417099A (en) 2019-03-01

Similar Documents

Publication Publication Date Title
US11955559B2 (en) Thin film transistor, display device, and thin film transistor manufacturing method
US9093541B2 (en) Thin film transistor and display device
US8203662B2 (en) Vertical channel thin-film transistor and method of manufacturing the same
US10690975B2 (en) Active matrix substrate, manufacturing method therefor and display device
US8158982B2 (en) Polysilicon thin film transistor device with gate electrode thinner than gate line
CN107112364B (en) Semiconductor device, method for manufacturing the same, and display device provided with the semiconductor device
US20090225251A1 (en) Liquid Crystal Display Device
JP4967631B2 (en) Display device
CN102473737B (en) Light-emitting display device and manufacturing method for same
US20140097455A1 (en) Semiconductor device and display apparatus
JP5384088B2 (en) Display device
EP3188236A1 (en) Thin film transistor substrate and display using the same
US11374033B2 (en) Thin film transistor, manufacturing method thereof, array substrate and display device
US7206035B2 (en) Method of fabricating liquid crystal display device
US9618809B2 (en) Liquid crystal display and method for manufacturing same
US9123586B2 (en) Array substrate, method for fabricating the same and display device
US20050101062A1 (en) Thin film transistor array panel and manufacturing method thereof
US10636888B2 (en) Thin film transistor and backplane substrate of a display device including the same
US8384836B2 (en) Liquid crystal display device
KR100894594B1 (en) Substrate For Display Device And Fabricating Method Thereof
JP2019079986A (en) Display and method for manufacturing the same
JP5079512B2 (en) Display device using thin film element and method of manufacturing display device
JP2019062041A (en) Thin film transistor substrate and method of manufacturing the same
US8823002B2 (en) Method for manufacturing semiconductor device, semiconductor device, and display device
JP2009210681A (en) Display and manufacturing method therefor

Legal Events

Date Code Title Description
AS Assignment

Owner name: SAKAI DISPLAY PRODUCTS CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MATSUSHIMA, YOSHIAKI;ISHIDA, SHIGERU;TAKAKURA, RYOHEI;AND OTHERS;SIGNING DATES FROM 20181211 TO 20190110;REEL/FRAME:048108/0941

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: FINAL REJECTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: FINAL REJECTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: ADVISORY ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: ADVISORY ACTION MAILED

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION