US20180335806A1 - Main board slot power control circuit - Google Patents
Main board slot power control circuit Download PDFInfo
- Publication number
- US20180335806A1 US20180335806A1 US15/692,286 US201715692286A US2018335806A1 US 20180335806 A1 US20180335806 A1 US 20180335806A1 US 201715692286 A US201715692286 A US 201715692286A US 2018335806 A1 US2018335806 A1 US 2018335806A1
- Authority
- US
- United States
- Prior art keywords
- control
- interface cards
- main board
- coupled
- control module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3206—Monitoring of events, devices or parameters that trigger a change in power modality
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/16—Constructional details or arrangements
- G06F1/1613—Constructional details or arrangements for portable computers
- G06F1/1633—Constructional details or arrangements of portable computers not specific to the type of enclosures covered by groups G06F1/1615 - G06F1/1626
- G06F1/1656—Details related to functional adaptations of the enclosure, e.g. to provide protection against EMI, shock, water, or to host detachable peripherals like a mouse or removable expansions units like PCMCIA cards, or to provide access to internal components for maintenance or to removable storage supports like CDs or DVDs, or to mechanically mount accessories
- G06F1/1658—Details related to functional adaptations of the enclosure, e.g. to provide protection against EMI, shock, water, or to host detachable peripherals like a mouse or removable expansions units like PCMCIA cards, or to provide access to internal components for maintenance or to removable storage supports like CDs or DVDs, or to mechanically mount accessories related to the mounting of internal components, e.g. disc drive or any other functional module
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/042—Programme control other than numerical control, i.e. in sequence controllers or logic controllers using digital processors
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/16—Constructional details or arrangements
- G06F1/18—Packaging or power distribution
- G06F1/183—Internal mounting support structures, e.g. for printed circuit boards, internal connecting means
- G06F1/185—Mounting of expansion boards
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/16—Constructional details or arrangements
- G06F1/18—Packaging or power distribution
- G06F1/189—Power distribution
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/16—Constructional details or arrangements
- G06F1/20—Cooling means
- G06F1/206—Cooling means comprising thermal management
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/28—Supervision thereof, e.g. detecting power-supply failure by out of limits supervision
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3287—Power saving characterised by the action undertaken by switching off individual functional units in the computer system
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/329—Power saving characterised by the action undertaken by task scheduling
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3296—Power saving characterised by the action undertaken by lowering the supply or operating voltage
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0751—Error or fault detection not based on redundancy
- G06F11/0754—Error or fault detection not based on redundancy by exceeding limits
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0796—Safety measures, i.e. ensuring safe condition in the event of error, e.g. for controlling element
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4063—Device-to-bus coupling
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K17/00—Methods or arrangements for effecting co-operative working between equipments covered by two or more of main groups G06K1/00 - G06K15/00, e.g. automatic card files incorporating conveying and reading operations
- G06K17/0003—Automatic card files incorporating selecting, conveying and possibly reading and/or writing operations
- G06K17/0009—Automatic card files incorporating selecting, conveying and possibly reading and/or writing operations with sequential access selection of a record carrier from the card-file, e.g. relative movement between selecting device and card-file
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04W—WIRELESS COMMUNICATION NETWORKS
- H04W52/00—Power management, e.g. TPC [Transmission Power Control], power saving or power classes
- H04W52/04—TPC
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K7/00—Constructional details common to different types of electric apparatus
- H05K7/14—Mounting supporting structure in casing or on frame or rack
- H05K7/1401—Mounting supporting structure in casing or on frame or rack comprising clamping or extracting means
- H05K7/1402—Mounting supporting structure in casing or on frame or rack comprising clamping or extracting means for securing or extracting printed circuit boards
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Definitions
- the subject matter herein generally relates to main board slot power control circuit.
- a main board can receive power from a power supply unit (PSU) and include a plurality of slots into which graphic cards, calculation cards, network cards, etc., can be inserted.
- PSU power supply unit
- the system power consumption may exceed the capacity of the PSU. That may lead to overheating or over-current of the PSU which in turn causes system instability.
- FIG. 1 is a block diagram of an exemplary embodiment of a main board slot power control circuit.
- FIG. 2 is a circuit diagram of an exemplary embodiment of a main board slot power control circuit.
- FIG. 3 is a circuit diagram of an exemplary embodiment of the main board slot power control circuit of the FIG. 1 .
- Coupled is defined as connected, whether directly or indirectly through intervening components, and is not necessarily limited to physical connections.
- the connection can be such that the objects are permanently connected or releasably connected.
- comprising when utilized, means “including, but not necessarily limited to”; it specifically indicates open-ended inclusion or membership in the so-described combination, group, series, and the like.
- FIG. 1 illustrates a main board slot power control circuit 100 in accordance with an exemplary embodiment.
- the main board slot power control circuit 100 comprises a power supply module 10 , a control module 20 , and a plurality of slots.
- the power supply module 10 is coupled to the plurality of slots and the control module 20 .
- the plurality of slots is configured to allow a plurality of interface cards to be inserted.
- four slots, 30 a , 30 b , 30 c , and 30 d are provided as an example, and four interface cards, 40 a , 40 b , 40 c , and 40 d , are provided as an example.
- the main board slot power control circuit 100 can be set on a computer main board or a television main board, for example.
- the four interface cards 40 a , 40 b , 40 c , and 40 d can be peripheral component interface express (PCIE) slots, memory slots, or the like.
- the four interface cards 40 a , 40 b , 40 c , and 40 d can be memory units, discrete graphics cards, sound cards, network cards, or the like.
- the interface card 40 a can plug into the slot 30 a
- the interface card 40 b can plug into the slot 30 b
- the interface card 40 c can plug into the slot 30 c
- the interface card 40 d can plug into the slot 30 d for example.
- the control module 20 is coupled to the power supply module 10 and the plurality of slots 30 a , 30 b , 30 c , and 30 d .
- the control module 20 is configured to assign different priorities to each of the plurality of interface cards 40 a , 40 b , 40 c , and 40 d through the plurality of slot, 30 a , 30 b , 30 c , and 30 d .
- the control module 20 can define a priority of the interface card 40 a as a first priority, the interface card 40 b as a second priority, the interface card 40 c as a third priority, and the interface card 40 d as a fourth priority.
- the fourth priority is the lowest priority and the first priority is the highest priority.
- the power supply module 10 is configured to detect and determine whether a power consumption of the main board slot power control circuit 100 is greater than a predetermined value.
- the power supply module 10 outputs a control signal to the control module 20 in response to the power consumption being greater than the predetermined value.
- the control module 20 is further configured to select the lowest priority interface card from the plurality of interface cards 40 a , 40 b , 40 c , and 40 d.
- the control module 20 selects the interface card with the lowest priority (interface card 40 d ) to reduce operation frequency to reduce the power consumption.
- the control module 20 does not regulate the power supplied to the interface cards to make sure each of the plurality of interface cards 40 a , 40 b , 40 c , and 40 d , is working properly.
- the control module 20 when the power consumption is greater than the predetermined value, is further configured to select the lowest priority interface card from a plurality of interface cards, which has not been regulated, to reduce operation frequency. For example, when the interface card 40 d is selected to reduce operation frequency, the power consumption may continue to be greater than the predetermined value, and the control module 20 needs to select the next lowest priority interface card from the interface cards 40 a , 40 b , and 40 c , to reduce operation frequency so that it will operate less frequently, or cease to operate if necessary.
- the interface card 40 c now has the lowest priority interface card among the interface cards 40 a , 40 b , and 40 c , and the control module 20 selects the interface card 40 c to reduce operation frequency to reduce the power consumption.
- the interface card 40 a , 40 b , 40 c and 40 d when one of the interface cards 40 a , 40 b , 40 c and 40 d , is selected to reduce operation frequency, the interface card operates less frequently or cease to operate if necessary.
- the control module 20 when the control module 20 receives the control signal from the power supply module 10 , the control module 20 is further configured to determine whether all of the interface cards 40 a , 40 b , 40 c , and 40 d are the same type of interface cards. When the interface cards 40 a 40 b , 40 c , and 40 d are not the same type of interface cards, the control module 20 selects the lowest priority interface card from the plurality of interface cards 40 a 40 b , 40 c , and 40 d to reduce operation frequency. When the interface cards 40 a 40 b , 40 c , and 40 d are the same type of interface cards, the control module 20 selects the lowest priority interface card among the same type of interface cards, to reduce operation frequency.
- the control module 20 when the control module 20 receives the control signal from the power supply module 10 and each of the plurality of interface cards, 40 a 40 b , 40 c , and 40 d , comprises different types of interface cards, the control module 20 selects the interface card 40 d to reduce operation frequency.
- the control module 20 receives the control signal from the power supply module 10 and it is determined that the interface card 40 a and the interface card 40 b are the same type of interface card, the control module 20 selects the lowest priority interface card as between the interface card 40 a and the interface card 40 b , to reduce operation frequency. Because the interface card 40 b is the lowest priority interface card as between the interface card 40 a and the interface card 40 b , the control module 20 selects the interface card 40 b to reduce operation frequency.
- the interface card 40 a and the interface card 40 b are the same type of interface cards, and the interface card 40 c and the interface card 40 d are the same type of interface cards.
- the interface card 40 d is the lowest priority interface card as between the interface card 40 b and the interface card 40 d , thus the control module 20 selects the interface card 40 d to reduce operation frequency in response to receiving the control signal.
- FIG. 2 illustrates a circuit diagram of a main board slot power control circuit 100 a in accordance with an exemplary embodiment.
- two slots 30 a and 30 b are provided as an example, and two interface cards 40 a and 40 b are provided as an example.
- the control module 20 comprises a control chip U 1 .
- the control chip U 1 can be a Super Input/Output (SIO) chip.
- the power supply module comprises a power supply chip U 2 .
- the power supply chip U 2 comprises a power pin VCC, a first communication pin D 1 , and a second communication pin CLK 1 .
- the control chip U 1 comprises a third communication pin D 2 , a fourth communication pin CLK 2 , a plurality of control pins, and a plurality of address pins.
- the power pin VCC of the power supply chip U 2 is coupled to the slots 30 a and 30 b to supply power to the interface cards 40 a and 40 b .
- the first communication pin D 1 of the power supply chip U 2 is coupled to the third communication pin D 2 of the control chip U 1 and the second communication pin CLK 1 of the power supply chip U 2 is coupled to the fourth communication pin CLK 2 of the control chip U 1 .
- the control chip U 1 receives the control signal through the third communication pin D 2 and the fourth communication pin CLK 2 .
- control chip U 1 comprises two control pins CTR 1 and CTR 2 and two address pins ID 1 and ID 2 , as an example.
- Each of the slots 30 a and 30 b comprises a first data pin A 1 and a second data pin A 2 .
- the control pin CTR 1 of the control chip U 1 is coupled to the first data pin A 1 of the slot 30 a and the control pin CTR 2 of the control chip U 1 is coupled to the first data pin A 1 of the slot 30 b .
- the control chip U 1 When the control chip U 1 outputs a first signal to the slot 30 a through the control pin CTR 1 , the control chip U 1 selects the interface card 40 a to reduce operation frequency of the interface card 40 a .
- the control chip U 1 selects the interface card 40 b to reduce operation frequency of the interface card 40 b.
- the address pin ID 1 of the control chip U 1 is coupled to the second data pin A 2 of the slot 30 a and the address pin ID 2 of the control chip U 1 is coupled to the second data pin A 2 of the slot 30 b .
- the control chip U 1 can define the interface card 40 a as the first priority if the address pin ID 1 of card 40 a is at a logic-low level.
- the control chip U 1 can define interface card 40 b as having a second priority if a level of the address pin ID 2 of card 40 b is at a logic-high level.
- the logic-low level can be less than 0.5V and the logic-high level can be greater than 1.5V for example.
- the address pin ID 1 of the control chip U 1 is further coupled to a first terminal of a first resistor R 1 , and a second terminal of the first resistor R 1 is coupled to a direct current (DC) supply DC 1 .
- the address pin ID 2 of the control chip U 1 is further coupled to a first terminal of a second resistor R 2 , and a second terminal of the second resistor R 2 is coupled to the DC supply DC 1 .
- an output voltage of the DC supply DC 1 is 3.3V and an output voltage of the power supply chip U 2 is 12V.
- FIG. 3 illustrates a circuit diagram of the main board slot power control circuit 100 in accordance with an exemplary embodiment.
- four slots, 30 a to 30 d are provided as an example, and four interface cards, 40 a to 40 d , are provided as an example.
- Each of the slots, 30 a to 30 d comprises the first data pin A 1 , the second data pin A 2 , and a third data pin A 3 .
- the control chip U 1 comprises the third communication pin D 2 , the fourth communication pin CLK 2 , four control pins, CTR 1 to CTR 4 , and eight address pins, ID 1 to ID 8 .
- the control pin CTR 1 of the control chip U 1 is coupled to the first data pin A 1 of the slot 30 a
- the control pin CTR 2 of the control chip U 1 is coupled to the first data pin A 1 of the slot 30 b
- the control pin CTR 3 of the control chip U 1 is coupled to the first data pin A 1 of the slot 30 c
- the control pin CTR 4 of the control chip U 1 is coupled to the first data pin A 1 of the slot 30 d
- the address pin ID 1 of the control chip U 1 is coupled to the second data pin A 2 of the slot 30 a and the address pin ID 2 of the control chip U 1 is coupled to the third data pin A 3 of the slot 30 a .
- the address pin ID 3 of the control chip U 1 is coupled to the second data pin A 2 of the slot 30 b and the address pin ID 4 of the control chip U 1 is coupled to the third data pin A 3 of the slot 30 b .
- the address pin ID 5 of the control chip U 1 is coupled to the second data pin A 2 of the slot 30 c and the address pin ID 6 of the control chip U 1 is coupled to the third data pin A 3 of the slot 30 c .
- the address pin ID 7 of the control chip U 1 is coupled to the second data pin A 2 of the slot 30 d and the address pin ID 8 of the control chip U 1 is coupled to the third data pin A 3 of the slot 30 d.
- the control chip U 1 can define the address pins ID 1 and ID 2 as “00” to define the priority level of the interface card 40 a as a first priority.
- the control chip U 1 can define the address pins ID 3 and ID 4 as “01” to define the priority level of the interface card 40 b as a second priority.
- the control chip U 1 can define the address pins ID 5 and ID 6 as “10” to define the priority level of the interface card 40 c as a third priority.
- the control chip U 1 can define the address pins ID 7 and ID 8 as “11” to define the priority level of the interface card 40 d as a fourth priority.
- the address pin ID 3 of the control chip U 1 is further coupled to a first terminal of a third resistor R 3 , and a second terminal of the third resistor R 3 is coupled to the DC power DC 1 .
- the address pin ID 4 of the control chip U 1 is further coupled to a first terminal of a fourth resistor R 4 , and a second terminal of the fourth resistor R 4 is coupled to the DC supply DC 1 .
- the address pin ID 5 of the control chip U 1 is further coupled to a first terminal of a fifth resistor R 5 , and a second terminal of the fifth resistor R 5 is coupled to the DC supply DC 1 .
- the address pin ID 6 of the control chip U 1 is further coupled to a first terminal of a sixth resistor R 6 , and a second terminal of the sixth resistor R 6 is coupled to the DC supply DC 1 .
- the address pin ID 7 of the control chip U 1 is further coupled to a first terminal of a seventh resistor R 7 , and a second terminal of the seventh resistor R 7 is coupled to the DC supply DC 1 .
- the address pin ID 8 of the control chip U 1 is further coupled to a first terminal of a eighth resistor R 8 , and a second terminal of the eighth resistor R 8 is coupled to the DC supply DC 1 .
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Human Computer Interaction (AREA)
- Power Engineering (AREA)
- Computing Systems (AREA)
- Quality & Reliability (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Automation & Control Theory (AREA)
- Power Sources (AREA)
Abstract
Description
- The subject matter herein generally relates to main board slot power control circuit.
- A main board can receive power from a power supply unit (PSU) and include a plurality of slots into which graphic cards, calculation cards, network cards, etc., can be inserted. When the inserted cards are working at the same time, the system power consumption may exceed the capacity of the PSU. That may lead to overheating or over-current of the PSU which in turn causes system instability.
- Implementations of the present technology will now be described, by way of example only, with reference to the attached figures.
-
FIG. 1 is a block diagram of an exemplary embodiment of a main board slot power control circuit. -
FIG. 2 is a circuit diagram of an exemplary embodiment of a main board slot power control circuit. -
FIG. 3 is a circuit diagram of an exemplary embodiment of the main board slot power control circuit of theFIG. 1 . - It will be appreciated that for simplicity and clarity of illustration, where appropriate, reference numerals have been repeated among the different figures to indicate corresponding or analogous elements. In addition, numerous specific details are set forth in order to provide a thorough understanding of the embodiments described herein. However, it will be understood by those of ordinary skill in the art that the embodiments described herein can be practiced without these specific details. In other instances, methods, procedures, and components have not been described in detail so as not to obscure the related relevant feature being described. Also, the description is not to be considered as limiting the scope of the embodiments described herein. The drawings are not necessarily to scale and the proportions of certain parts may be exaggerated to better illustrate details and features of the present disclosure. It should be noted that references to “an” or “one” embodiment in this disclosure are not necessarily to the same embodiment, and such references mean “at least one.”
- Several definitions that apply throughout this disclosure will now be presented.
- The term “coupled” is defined as connected, whether directly or indirectly through intervening components, and is not necessarily limited to physical connections. The connection can be such that the objects are permanently connected or releasably connected. The term “comprising,” when utilized, means “including, but not necessarily limited to”; it specifically indicates open-ended inclusion or membership in the so-described combination, group, series, and the like.
-
FIG. 1 illustrates a main board slotpower control circuit 100 in accordance with an exemplary embodiment. - The main board slot
power control circuit 100 comprises apower supply module 10, acontrol module 20, and a plurality of slots. Thepower supply module 10 is coupled to the plurality of slots and thecontrol module 20. The plurality of slots is configured to allow a plurality of interface cards to be inserted. In this exemplary embodiment, four slots, 30 a, 30 b, 30 c, and 30 d, are provided as an example, and four interface cards, 40 a, 40 b, 40 c, and 40 d, are provided as an example. - In one exemplary embodiment, the main board slot
power control circuit 100 can be set on a computer main board or a television main board, for example. The fourinterface cards interface cards interface card 40 a can plug into theslot 30 a, theinterface card 40 b can plug into theslot 30 b, theinterface card 40 c can plug into theslot 30 c, and theinterface card 40 d can plug into theslot 30 d for example. - The
control module 20 is coupled to thepower supply module 10 and the plurality ofslots control module 20 is configured to assign different priorities to each of the plurality ofinterface cards control module 20 can define a priority of theinterface card 40 a as a first priority, theinterface card 40 b as a second priority, theinterface card 40 c as a third priority, and theinterface card 40 d as a fourth priority. The fourth priority is the lowest priority and the first priority is the highest priority. - The
power supply module 10 is configured to detect and determine whether a power consumption of the main board slotpower control circuit 100 is greater than a predetermined value. Thepower supply module 10 outputs a control signal to thecontrol module 20 in response to the power consumption being greater than the predetermined value. Thecontrol module 20 is further configured to select the lowest priority interface card from the plurality ofinterface cards - In one exemplary embodiment, when the power consumption is greater than the predetermined value, overheating or over-current protection may occur. When the
power supply module 10 determines that the power consumption is greater than the predetermined value, thecontrol module 20 selects the interface card with the lowest priority (interface card 40 d) to reduce operation frequency to reduce the power consumption. When thepower supply module 10 determines that the power consumption is less than the predetermined value, thecontrol module 20 does not regulate the power supplied to the interface cards to make sure each of the plurality ofinterface cards - In one exemplary embodiment, when the power consumption is greater than the predetermined value, the
control module 20 is further configured to select the lowest priority interface card from a plurality of interface cards, which has not been regulated, to reduce operation frequency. For example, when theinterface card 40 d is selected to reduce operation frequency, the power consumption may continue to be greater than the predetermined value, and thecontrol module 20 needs to select the next lowest priority interface card from theinterface cards interface card 40 c now has the lowest priority interface card among theinterface cards control module 20 selects theinterface card 40 c to reduce operation frequency to reduce the power consumption. - In one exemplary embodiment, when one of the
interface cards - In one exemplary embodiment, when the
control module 20 receives the control signal from thepower supply module 10, thecontrol module 20 is further configured to determine whether all of theinterface cards interface cards 40 a 40 b, 40 c, and 40 d are not the same type of interface cards, thecontrol module 20 selects the lowest priority interface card from the plurality ofinterface cards 40 a 40 b, 40 c, and 40 d to reduce operation frequency. When theinterface cards 40 a 40 b, 40 c, and 40 d are the same type of interface cards, thecontrol module 20 selects the lowest priority interface card among the same type of interface cards, to reduce operation frequency. - For example, when the
control module 20 receives the control signal from thepower supply module 10 and each of the plurality of interface cards, 40 a 40 b, 40 c, and 40 d, comprises different types of interface cards, thecontrol module 20 selects theinterface card 40 d to reduce operation frequency. When thecontrol module 20 receives the control signal from thepower supply module 10 and it is determined that theinterface card 40 a and theinterface card 40 b are the same type of interface card, thecontrol module 20 selects the lowest priority interface card as between theinterface card 40 a and theinterface card 40 b, to reduce operation frequency. Because theinterface card 40 b is the lowest priority interface card as between theinterface card 40 a and theinterface card 40 b, thecontrol module 20 selects theinterface card 40 b to reduce operation frequency. - If the
interface card 40 a and theinterface card 40 b are the same type of interface cards, and theinterface card 40 c and theinterface card 40 d are the same type of interface cards. Theinterface card 40 d is the lowest priority interface card as between theinterface card 40 b and theinterface card 40 d, thus thecontrol module 20 selects theinterface card 40 d to reduce operation frequency in response to receiving the control signal. -
FIG. 2 illustrates a circuit diagram of a main board slotpower control circuit 100 a in accordance with an exemplary embodiment. In this exemplary embodiment, twoslots interface cards - The
control module 20 comprises a control chip U1. The control chip U1 can be a Super Input/Output (SIO) chip. The power supply module comprises a power supply chip U2. The power supply chip U2 comprises a power pin VCC, a first communication pin D1, and a second communication pin CLK1. The control chip U1 comprises a third communication pin D2, a fourth communication pin CLK2, a plurality of control pins, and a plurality of address pins. The power pin VCC of the power supply chip U2 is coupled to theslots interface cards - In this exemplary embodiment, the control chip U1 comprises two control pins CTR1 and CTR2 and two address pins ID1 and ID2, as an example.
- Each of the
slots slot 30 a and the control pin CTR2 of the control chip U1 is coupled to the first data pin A1 of theslot 30 b. When the control chip U1 outputs a first signal to theslot 30 a through the control pin CTR1, the control chip U1 selects theinterface card 40 a to reduce operation frequency of theinterface card 40 a. When the control chip U1 outputs the first signal to theslot 30 b through the control pin CTR2, the control chip U1 selects theinterface card 40 b to reduce operation frequency of theinterface card 40 b. - The address pin ID1 of the control chip U1 is coupled to the second data pin A2 of the
slot 30 a and the address pin ID2 of the control chip U1 is coupled to the second data pin A2 of theslot 30 b. The control chip U1 can define theinterface card 40 a as the first priority if the address pin ID1 ofcard 40 a is at a logic-low level. The control chip U1 can defineinterface card 40 b as having a second priority if a level of the address pin ID2 ofcard 40 b is at a logic-high level. The logic-low level can be less than 0.5V and the logic-high level can be greater than 1.5V for example. - In one exemplary embodiment, the address pin ID1 of the control chip U1 is further coupled to a first terminal of a first resistor R1, and a second terminal of the first resistor R1 is coupled to a direct current (DC) supply DC1. The address pin ID2 of the control chip U1 is further coupled to a first terminal of a second resistor R2, and a second terminal of the second resistor R2 is coupled to the DC supply DC1.
- In one exemplary embodiment, an output voltage of the DC supply DC1 is 3.3V and an output voltage of the power supply chip U2 is 12V.
-
FIG. 3 illustrates a circuit diagram of the main board slotpower control circuit 100 in accordance with an exemplary embodiment. In this exemplary embodiment, four slots, 30 a to 30 d, are provided as an example, and four interface cards, 40 a to 40 d, are provided as an example. - Each of the slots, 30 a to 30 d, comprises the first data pin A1, the second data pin A2, and a third data pin A3. The control chip U1 comprises the third communication pin D2, the fourth communication pin CLK2, four control pins, CTR1 to CTR4, and eight address pins, ID1 to ID8. The control pin CTR1 of the control chip U1 is coupled to the first data pin A1 of the
slot 30 a, the control pin CTR2 of the control chip U1 is coupled to the first data pin A1 of theslot 30 b, the control pin CTR3 of the control chip U1 is coupled to the first data pin A1 of theslot 30 c, and the control pin CTR4 of the control chip U1 is coupled to the first data pin A1 of theslot 30 d. The address pin ID1 of the control chip U1 is coupled to the second data pin A2 of theslot 30 a and the address pin ID2 of the control chip U1 is coupled to the third data pin A3 of theslot 30 a. The address pin ID3 of the control chip U1 is coupled to the second data pin A2 of theslot 30 b and the address pin ID4 of the control chip U1 is coupled to the third data pin A3 of theslot 30 b. The address pin ID5 of the control chip U1 is coupled to the second data pin A2 of theslot 30 c and the address pin ID6 of the control chip U1 is coupled to the third data pin A3 of theslot 30 c. The address pin ID7 of the control chip U1 is coupled to the second data pin A2 of theslot 30 d and the address pin ID8 of the control chip U1 is coupled to the third data pin A3 of theslot 30 d. - In one exemplary embodiment, the control chip U1 can define the address pins ID1 and ID2 as “00” to define the priority level of the
interface card 40 a as a first priority. The control chip U1 can define the address pins ID3 and ID4 as “01” to define the priority level of theinterface card 40 b as a second priority. The control chip U1 can define the address pins ID5 and ID6 as “10” to define the priority level of theinterface card 40 c as a third priority. The control chip U1 can define the address pins ID7 and ID8 as “11” to define the priority level of theinterface card 40 d as a fourth priority. - The address pin ID3 of the control chip U1 is further coupled to a first terminal of a third resistor R3, and a second terminal of the third resistor R3 is coupled to the DC power DC1. The address pin ID4 of the control chip U1 is further coupled to a first terminal of a fourth resistor R4, and a second terminal of the fourth resistor R4 is coupled to the DC supply DC1. The address pin ID5 of the control chip U1 is further coupled to a first terminal of a fifth resistor R5, and a second terminal of the fifth resistor R5 is coupled to the DC supply DC1. The address pin ID6 of the control chip U1 is further coupled to a first terminal of a sixth resistor R6, and a second terminal of the sixth resistor R6 is coupled to the DC supply DC1. The address pin ID7 of the control chip U1 is further coupled to a first terminal of a seventh resistor R7, and a second terminal of the seventh resistor R7 is coupled to the DC supply DC1. The address pin ID8 of the control chip U1 is further coupled to a first terminal of a eighth resistor R8, and a second terminal of the eighth resistor R8 is coupled to the DC supply DC1.
- The exemplary embodiments shown and described above are only examples. Many such details are neither shown nor described. Even though numerous characteristics and advantages of the present technology have been set forth in the foregoing description, together with details of the structure and function of the present disclosure, the disclosure is illustrative only, and changes may be made in the detail, including in matters of shape, size, and arrangement of the parts within the principles of the present disclosure, up to and including the full extent established by the broad general meaning of the terms used in the claims. It will therefore be appreciated that the exemplary embodiments described above may be modified within the scope of the claims.
Claims (15)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710364566 | 2017-05-22 | ||
CN201710364566.6A CN108932049A (en) | 2017-05-22 | 2017-05-22 | Host slot power supply circuit |
CN201710364566.6 | 2017-05-22 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20180335806A1 true US20180335806A1 (en) | 2018-11-22 |
US10146265B1 US10146265B1 (en) | 2018-12-04 |
Family
ID=64271698
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/692,286 Expired - Fee Related US10146265B1 (en) | 2017-05-22 | 2017-08-31 | Main board slot power control circuit |
Country Status (2)
Country | Link |
---|---|
US (1) | US10146265B1 (en) |
CN (1) | CN108932049A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111752876A (en) * | 2020-05-26 | 2020-10-09 | 苏州浪潮智能科技有限公司 | System for interface priority arbitration |
WO2021051445A1 (en) * | 2019-09-20 | 2021-03-25 | 广东浪潮大数据研究有限公司 | Ncsi network card power supply system |
US11099628B2 (en) * | 2018-09-27 | 2021-08-24 | Intel Corporation | Throttling of components using priority ordering |
US20230056586A1 (en) * | 2021-08-23 | 2023-02-23 | Fulian Precision Electronics (Tianjin) Co., Ltd. | Method for identifying address of slave devices, system, and device applying the method |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN114137266B (en) * | 2021-10-11 | 2024-06-25 | 昆山丘钛微电子科技股份有限公司 | Detachable power supply circuit board, test fixture and adapter plate |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6314522B1 (en) * | 1999-01-13 | 2001-11-06 | Acqis Technology, Inc. | Multi-voltage level CPU module |
JP2001027916A (en) * | 1999-05-12 | 2001-01-30 | Fujitsu Ltd | Electronic equipment, power controller and power supply control method |
JP3438135B2 (en) * | 2000-05-19 | 2003-08-18 | 富士通株式会社 | Information device, power saving mode switching method, and recording medium storing power saving mode switching program |
WO2006083935A2 (en) * | 2005-01-31 | 2006-08-10 | Abet Technologies, Llc | Secure computer system |
TWI312918B (en) * | 2005-07-29 | 2009-08-01 | Asustek Comp Inc | Computer system and interface module |
US7996690B2 (en) * | 2008-01-24 | 2011-08-09 | Dell Products L.P. | System and method for dynamic utilization-based power allocation in a modular information handling system |
US8065538B2 (en) * | 2008-08-21 | 2011-11-22 | Telefonaktiebolaget L M Ericsson (Publ) | Network element power management |
EP2645256B1 (en) * | 2012-03-30 | 2014-04-30 | Alcatel Lucent | Method and apparatus for determining power consumption per input/output port of a telecommunications network node |
TW201405295A (en) * | 2012-07-18 | 2014-02-01 | Hon Hai Prec Ind Co Ltd | Power supply circuit |
CN103777721B (en) * | 2012-10-24 | 2017-02-08 | 英业达科技有限公司 | Server system and cooling control method thereof |
US20140265563A1 (en) * | 2013-03-15 | 2014-09-18 | Henry W. Schrader | Hierarchical power conditioning and distribution array |
US10353453B2 (en) * | 2014-02-25 | 2019-07-16 | Dell Products L.P. | Methods and systems for multiple module power regulation in a modular chassis |
-
2017
- 2017-05-22 CN CN201710364566.6A patent/CN108932049A/en active Pending
- 2017-08-31 US US15/692,286 patent/US10146265B1/en not_active Expired - Fee Related
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11099628B2 (en) * | 2018-09-27 | 2021-08-24 | Intel Corporation | Throttling of components using priority ordering |
US12045114B2 (en) | 2018-09-27 | 2024-07-23 | Intel Corporation | Throttling of components using priority ordering |
WO2021051445A1 (en) * | 2019-09-20 | 2021-03-25 | 广东浪潮大数据研究有限公司 | Ncsi network card power supply system |
CN111752876A (en) * | 2020-05-26 | 2020-10-09 | 苏州浪潮智能科技有限公司 | System for interface priority arbitration |
US20230056586A1 (en) * | 2021-08-23 | 2023-02-23 | Fulian Precision Electronics (Tianjin) Co., Ltd. | Method for identifying address of slave devices, system, and device applying the method |
US11615036B2 (en) * | 2021-08-23 | 2023-03-28 | Fulian Precision Electronics (Tianjin) Co., Ltd. | Method for identifying address of slave devices, system, and device applying the method |
Also Published As
Publication number | Publication date |
---|---|
US10146265B1 (en) | 2018-12-04 |
CN108932049A (en) | 2018-12-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10146265B1 (en) | Main board slot power control circuit | |
US20140372652A1 (en) | Simulation card and i2c bus testing system with simulation card | |
US8037223B2 (en) | Reconfigurable I/O card pins | |
US8391096B2 (en) | Power supply system for memories | |
EP2388960A1 (en) | Intelligent bus address self-configuration in a multi-module system | |
US20090160421A1 (en) | Multi-regulator power delivery system for ASIC cores | |
CN103098039A (en) | High-speed peripheral-device interconnected-bus port configuration method and apparatus | |
US11086390B2 (en) | Method and apparatus for improving power management by controlling a system input current in a power supply unit | |
US7093140B2 (en) | Method and apparatus for configuring a voltage regulator based on current information | |
US9904640B2 (en) | Program loading system for multiple motherboards | |
US8086876B2 (en) | Static and dynamic power management for a memory subsystem | |
US8503263B2 (en) | Memory module and power supply system | |
CN210119772U (en) | Multiplexing interface device | |
CN101853231B (en) | Mainboard, computer and storage device | |
EP2223420B1 (en) | Multi-regulator power delivery system for asic cores | |
CN108984447B (en) | Control method of electronic equipment and electronic equipment | |
US11204593B2 (en) | Control device and adjustment method | |
CN110112799B (en) | High-voltage charging system, equipment and method | |
CN206312044U (en) | Self-aided terminal and with double-deck I/O thereon expansible mainboard | |
CN106506714B (en) | Configuration method for USB-to-Ethernet network card and network equipment | |
CN105760334B (en) | Universal serial bus hub, method for operating the same and display | |
CN113448906B (en) | PCIE interface expansion power supply structure and power supply method | |
CN107636676B (en) | Card reader | |
US8555092B2 (en) | Memory power supply control circuit | |
US20160335213A1 (en) | Motherboard with multiple interfaces |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HONG FU JIN PRECISION INDUSTRY (WUHAN) CO., LTD., Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MIN, JIE;CHEN, CHUN-SHENG;REEL/FRAME:043463/0369 Effective date: 20170828 Owner name: HON HAI PRECISION INDUSTRY CO., LTD., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MIN, JIE;CHEN, CHUN-SHENG;REEL/FRAME:043463/0369 Effective date: 20170828 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20221204 |