US20180301313A1 - Plasma processing apparatus - Google Patents

Plasma processing apparatus Download PDF

Info

Publication number
US20180301313A1
US20180301313A1 US16/014,482 US201816014482A US2018301313A1 US 20180301313 A1 US20180301313 A1 US 20180301313A1 US 201816014482 A US201816014482 A US 201816014482A US 2018301313 A1 US2018301313 A1 US 2018301313A1
Authority
US
United States
Prior art keywords
coolant
pipeline
plasma
coolant path
path
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US16/014,482
Inventor
Nobuyuki Nagayama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tokyo Electron Ltd
Original Assignee
Tokyo Electron Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Electron Ltd filed Critical Tokyo Electron Ltd
Priority to US16/014,482 priority Critical patent/US20180301313A1/en
Assigned to TOKYO ELECTRON LIMITED reassignment TOKYO ELECTRON LIMITED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: NAGAYAMA, NOBUYUKI
Publication of US20180301313A1 publication Critical patent/US20180301313A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/02Details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/02Details
    • H01J37/20Means for supporting or positioning the objects or the material; Means for adjusting diaphragms or lenses associated with the support
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32009Arrangements for generation of plasma specially adapted for examination or treatment of objects, e.g. plasma sources
    • H01J37/32082Radio frequency generated discharge
    • H01J37/32091Radio frequency generated discharge the radio frequency energy being capacitively coupled to the plasma
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32431Constructional details of the reactor
    • H01J37/32715Workpiece holder
    • H01J37/32724Temperature
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/44Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
    • C23C16/458Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for supporting substrates in the reaction chamber
    • C23C16/4582Rigid and flat substrates, e.g. plates or discs
    • C23C16/4583Rigid and flat substrates, e.g. plates or discs the substrate being supported substantially horizontally
    • C23C16/4586Elements in the interior of the support, e.g. electrodes, heating or cooling devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32009Arrangements for generation of plasma specially adapted for examination or treatment of objects, e.g. plasma sources
    • H01J37/32082Radio frequency generated discharge
    • H01J37/32137Radio frequency generated discharge controlling of the discharge by modulation of energy
    • H01J37/32155Frequency modulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6831Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using electrostatic chucks
    • H01L21/6833Details of electrostatic chucks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/687Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches
    • H01L21/68714Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support
    • H01L21/68785Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support characterised by the mechanical construction of the susceptor, stage or support
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T137/00Fluid handling
    • Y10T137/0318Processes
    • Y10T137/0324With control of flow by a condition or characteristic of a fluid

Definitions

  • the embodiments described herein pertain generally to a plasma processing apparatus.
  • a plasma processing apparatus configured to perform a plasma process for the purpose of thin film deposition, etching, or the like is widely utilized.
  • plasma processing apparatus include a plasma CVD (Chemical Vapor Deposition) apparatus configured to perform a thin film deposition process, a plasma etching apparatus configured to perform an etching process, etc.
  • the plasma processing apparatus includes a processing chamber in which a plasma processing space is formed; a mounting table configured to mount thereon a processing target substrate within the processing chamber; and a gas supply system configured to introduce a processing gas for a plasma reaction into a processing chamber, etc. Further, in order to excite the processing gas within the processing chamber into plasma, the plasma processing apparatus also includes a plasma generating device configured to supply electromagnetic energy such as a microwave or a RF wave; and a bias voltage applying device configured to apply a bias voltage to the mounting table and accelerate ions in the plasma toward the processing target substrate mounted on the mounting table.
  • a plasma generating device configured to supply electromagnetic energy such as a microwave or a RF wave
  • a bias voltage applying device configured to apply a bias voltage to the mounting table and accelerate ions in the plasma toward the processing target substrate mounted on the mounting table.
  • a plasma processing apparatus includes a processing chamber in which a plasma processing space is formed; a mounting table provided within the processing chamber and configured to mount thereon a processing target substrate; a gas supply device configured to introduce a processing gas to be used in plasma reaction into the plasma processing space; a plasma generating device configured to supply electromagnetic energy to excite the processing gas introduced in the plasma processing space into plasma; a plurality of coolant paths formed within the mounting table; a temperature controller configured to control a temperature of a coolant flown and circulated through the plurality of coolant paths; a check valve provided at a part of the plurality of coolant paths; and a reversing unit configured to reverse a flow direction of the coolant that flows and circulates through the plurality of coolant paths.
  • the plurality of coolant paths include a first coolant path and a second coolant path which are formed in a region within the mounting table corresponding to a region where the processing target substrate is placed, and the first coolant path and the second coolant path are arranged separately in a vertical direction.
  • FIG. 1 is a longitudinal cross sectional view illustrating a schematic configuration of a plasma processing apparatus in accordance with an example embodiment
  • FIG. 2A is a diagram schematically illustrating a check valve
  • FIG. 2B is a diagram schematically illustrating a check valve
  • FIG. 3A is a diagram schematically illustrating a temperature control for a mounting table
  • FIG. 3B is a diagram schematically illustrating a temperature control for the mounting table
  • FIG. 4A is a diagram illustrating arrangement of coolant paths in accordance with a first example embodiment
  • FIG. 4B is a diagram illustrating the arrangement of the coolant paths in accordance with the first example embodiment
  • FIG. 4C is a diagram illustrating the arrangement of the coolant paths in accordance with the first example embodiment
  • FIG. 5 is a diagram showing an example time chart for the temperature control
  • FIG. 6A is a diagram illustrating arrangement of coolant paths in accordance with a second example embodiment
  • FIG. 6B is a diagram illustrating the arrangement of the coolant paths in accordance with the second example embodiment
  • FIG. 7A is a diagram illustrating arrangement of coolant paths in accordance with a third example embodiment
  • FIG. 7B is a diagram illustrating the arrangement of the coolant paths in accordance with the third example embodiment.
  • FIG. 8A is a diagram illustrating arrangement of coolant paths in accordance with a fourth example embodiment
  • FIG. 8B is a diagram illustrating the arrangement of the coolant paths in accordance with the fourth example embodiment.
  • FIG. 9A is a diagram illustrating arrangement of coolant paths in accordance with a fifth example embodiment.
  • FIG. 9B is a diagram illustrating the arrangement of the coolant paths in accordance with the fifth example embodiment.
  • FIG. 1 is a longitudinal cross sectional view illustrating a schematic configuration of a plasma processing apparatus in accordance with an example embodiment.
  • the plasma processing apparatus 1 is configured as a RIE (Reactive Ion Etching) plasma processing apparatus.
  • the plasma processing apparatus 1 includes a cylindrical chamber (processing chamber 10 ) made of a metal such as aluminum or stainless steel.
  • the processing chamber 10 is grounded.
  • a plasma process such as an etching process is performed on a processing target substrate.
  • the plasma processing apparatus serves as a plasma etching apparatus, but not limited thereto.
  • a mounting table 88 configured to mount thereon a semiconductor wafer W (hereinafter, simply referred to as a “wafer W”) as the processing target substrate is provided within the processing chamber 10 .
  • the mounting table 88 includes an electrostatic chuck 40 configured to hold the wafer W by an electrostatic attractive force; and a lower electrode 12 configured to support the electrostatic chuck 40 .
  • Microprocessing such as etching is performed on the wafer W mounted on the mounting table 88 by plasma.
  • the lower electrode 12 is made of, e.g., aluminum and is supported on a cylindrical support 16 with an insulating cylindrical holder 14 therebetween.
  • the cylindrical support 16 is vertically extended upward from a bottom of the processing chamber 10 .
  • a focus ring 18 made of, e.g., quartz is disposed on a top surface of the cylindrical holder 14 to surround a top surface of the lower electrode 12 in a ring shape.
  • An exhaust path 20 is formed between a sidewall of the processing chamber 10 and the cylindrical support 16 .
  • a ring-shaped baffle plate 22 is provided in the exhaust path 20 .
  • An exhaust opening 24 is formed in a bottom portion of the exhaust path 20 and is connected to an exhaust device 28 via an exhaust line 26 .
  • the exhaust device 28 includes a non-illustrated vacuum pump and is configured to depressurize a processing space within the processing chamber 10 to a required vacuum level.
  • a gate valve 30 configured to open/close a loading/unloading opening for the wafer W is provided at the sidewall of the processing chamber 10 .
  • a high frequency power supply 32 for generating plasma is electrically connected to the lower electrode 12 via a matching device 34 and a power feed rod 36 .
  • the high frequency power supply 32 is configured to apply a high frequency power of, e.g., about 60 MHz to the lower electrode 12 .
  • a shower head 38 which will be described later, is provided at a ceiling portion of the processing chamber 10 .
  • the shower head 38 serves as an upper electrode of a ground potential. In this configuration, a high frequency voltage from the high frequency power supply 32 is applied between the lower electrode 12 and the shower head 38 capacitively.
  • the high frequency power supply 32 is an example plasma source that supplies power for generating plasma and generates plasma from a gas within the processing chamber 10 .
  • the electrostatic chuck 40 configured to hold the wafer W by an electrostatic attractive force is provided on the top surface of the lower electrode 12 .
  • the electrostatic chuck 40 includes an electrode 40 a made of a conductive film and a pair of insulating films 40 b and 40 c embedding the electrode 40 a therebetween.
  • a DC power supply 42 is electrically connected to the electrode 40 a via a switch 43 .
  • the electrostatic chuck 40 attracts and holds the wafer W thereon by a Coulomb force generated by a DC voltage applied from the DC power supply 42 .
  • a heat transfer gas supplying source 52 is configured to supply a heat transfer gas such as a He gas between a top surface of the electrostatic chuck 40 and a rear surface of the wafer W through a gas supply line 54 .
  • the shower head 38 disposed at the ceiling portion of the processing chamber 10 includes an electrode plate 56 having a multiple number of gas holes 56 a; and an electrode supporting body 58 configured to support the electrode plate 56 thereon detachably.
  • a buffer room 60 is formed within the electrode supporting body 58 , and a gas supply line 64 led to a gas supply source 62 is connected to a gas inlet 60 a of the buffer room 60 . With this configuration, a required gas is supplied into the processing chamber 10 from the gas supply source 62 .
  • a magnet 66 is disposed around the processing chamber 10 .
  • the magnet 66 is extended annularly around or concentrically with the processing chamber 10 .
  • An RF electric field is formed in a plasma generating space between the shower head 38 and the lower electrode 12 within the processing chamber 10 along a vertical direction by the high frequency power supply 32 . Due to a high frequency discharge, high-density plasma may be generated in the vicinity of the lower electrode 12 .
  • a coolant path 70 is formed within the lower electrode 12 .
  • the coolant path 70 includes a first coolant path 70 a and a second coolant path 70 b.
  • a coolant cooled to a preset temperature by a chiller unit 71 is supplied into and circulated through the first coolant path 70 a and the second coolant path 70 b.
  • a pipeline 72 connected to the chiller unit 71 is branched into a first pipeline 72 a and a second pipeline 72 b.
  • the first pipeline 72 a is connected to the first coolant path 70 a
  • the second pipeline 72 b is connected to the second coolant path 70 b.
  • the coolant circulated through the first coolant path 70 a is flown out from the first pipeline 72 a connected to the first coolant path 70 a, and the coolant circulated through the second coolant path 70 b is flown out from the second pipeline 72 b connected to the second coolant path 70 b.
  • the first pipeline 72 a and the second pipeline 72 b join the single pipeline 72 , and the pipeline 72 is connected to the chiller unit 71 .
  • a reversing unit 92 is provided on the pipeline 72 .
  • the reversing unit 92 is configured to reverse a flow direction of the coolant cooled by the chiller unit 71 .
  • the reversing unit 92 is implemented by a four-way valve.
  • the first pipeline 72 a is provided with a check valve 90 that allows the coolant to flow in only one direction. The arrangement examples of the first coolant path 70 a and the second coolant path 70 b and the control mechanism for the flow direction of the coolant by the reversing unit 92 will be described later in detail.
  • a heater 75 is embedded in the lower electrode 12 .
  • a required AC voltage is applied to the heater 75 from a non-illustrated AC power supply.
  • a processing temperature of the wafer W mounted on the electrostatic chuck 40 is controlled to a required temperature level by a cooling operation of the chiller unit 71 and by a heating operation of the heater 75 .
  • This temperature control is performed in response to an instruction from a controller 80 .
  • the controller 80 is configured to control the individual components of the plasma processing apparatus 1 , e.g., the exhaust device 28 , the high frequency power supply 32 , the switch 43 for the electrostatic chuck 40 , the matching device 34 , the heat transfer gas supplying source 52 , the gas supply source 62 , the chiller unit 71 , the heater within the electrostatic chuck 40 and the reversing unit 92 .
  • the controller 80 is connected to a host computer (not shown) or the like.
  • the controller 80 has a CPU (Central Processing Unit), a ROM (Read Only Memory) and a RAM (Random Access Memory), which are not shown.
  • the CPU executes processes according to various recipes stored in the ROM or the RAM.
  • the recipes store therein apparatus control information depending on a multiple number of plasma process conditions, such as a processing time, temperatures within the processing chamber (an upper electrode temperature, a side wall temperature of the processing chamber, a lower electrode temperature, etc.), a pressure, a high frequency power to be applied, flow rates of various processing gases, and so forth. In the following, a control of the temperature as the recipe will be mainly described.
  • the recipes may be provided by being stored on a storage medium or may be read on the ROM or RAM via a non-illustrated driver.
  • the recipes may be downloaded from a non-illustrated network and stored on the ROM or RAM.
  • a DSP Digital Signal Processor
  • the function of the controller 80 may be implemented by using software or hardware.
  • the gate valve 30 is first opened, and the wafer W is loaded into the processing chamber 10 while being held on a transfer arm. Then, the wafer W is lifted up above the transfer arm by pusher pins (not shown) protruded from a surface of the electrostatic chuck 40 , and the wafer W is held on the pusher pins. Subsequently, after the transfer arm is retreated out of the processing chamber 10 , the pusher pins are lowered down into the electrostatic chuck 40 , so that the wafer W is mounted on the electrostatic chuck 40 .
  • the gate valve 30 is closed. Then, an etching gas is introduced into the processing chamber 10 from the gas supply source 62 at a preset flow rate and a preset flow rate ratio, and an inside of the processing chamber 10 is depressurized to a set pressure by the exhaust device 28 . Further, a high frequency power of a certain power level is applied to the lower electrode 12 from the high frequency power supply 32 . Further, a DC voltage from the DC power supply 42 is applied to the electrode 40 a of the electrostatic chuck 40 , so that the wafer W is firmly held on the electrostatic chuck 40 . The etching gas introduced from the shower head 38 as in a shower shape is excited into plasma by the high frequency power from the high frequency power supply 32 . As a result, the plasma is generated in the plasma generating space between the upper electrode (shower head 38 ) and the lower electrode 12 . A main surface of the wafer W is etched by radicals or ions in the generated plasma.
  • the wafer W is lifted up and held on the pusher pins.
  • the gate valve 30 is opened and the transfer arm is loaded into the processing chamber 10 , the pusher pins are lowered and the wafer W is held on the transfer arm. Subsequently, the transfer arm is retreated out of the processing chamber 10 , and a next wafer W is loaded into the processing chamber 10 by the transfer arm. By repeating this process, wafers W are processed consecutively.
  • FIG. 2A and FIG. 2B schematically illustrate the check valve.
  • the check valve 90 includes a valve sheet 90 b at a branch portion of the first pipeline 72 a branched from the pipeline 72 ; and a plate-shaped valve body 90 a provided at the valve sheet 90 b.
  • the valve body 90 a is rotated about the valve sheet 90 b serving as the fulcrum to stand up by the force of the coolant flow, so that a flow path of the first pipeline 72 a is closed.
  • the coolant does not flow into the first pipeline 72 a but flows only into the second pipeline 72 b.
  • FIG. 3A and FIG. 3B are diagrams for schematically illustrating a temperature control for the mounting table.
  • the coolant cools the mounting table 88 while flowing through only one coolant path of the second coolant path 70 b.
  • the coolant cooled to a preset temperature in the chiller unit 71 cools the mounting table 88 while flowing through the two coolant paths of the first coolant path 70 a and the second coolant path 70 b.
  • the check valve 90 and reversing the flow direction of the coolant it is possible to allow the coolant to flow through either one or both of the coolant paths within the mounting table 88 selectively. Accordingly, a temperature distribution of the mounting table 88 (and the wafer W) can be controlled. Below, examples of controlling the temperature distribution of the mounting table 88 (and the wafer W) will be explained.
  • FIG. 4A , FIG. 4B and FIG. 4C are diagrams illustrating a first example embodiment regarding the arrangement of coolant paths.
  • the first coolant path 70 a and the second coolant path 70 b are formed in a region within the lower electrode 12 (mounting table) corresponding to a region where the wafer W is placed.
  • the first coolant path 70 a and the second coolant path 70 b are separated from each other in a vertical direction.
  • the second coolant path 70 b is formed in a spiral shape in an upper region within the lower electrode 12 .
  • the first coolant path 70 a is also formed in a spiral shape to be located in a lower region within the lower electrode 12 , i.e., below the region where the second coolant path 70 b is formed.
  • FIG. 4C is a conceptual diagram of the second coolant path 70 b in the spiral shape when viewed from the top.
  • the coolant cooled in the chiller unit 71 is flown out through the pipeline 72 , and then, is flown into the first pipeline 72 a and the second pipeline 72 b which are branched from the pipeline 72 .
  • the first pipeline 72 a is connected to one end of the first coolant path 70 a
  • the second pipeline 72 b is connected to one end of the second coolant path 70 b.
  • the coolant that has passed through the first coolant path 70 a is flown out through the first pipeline 72 a connected to the other end of the first coolant path 70 a
  • the coolant that has passed through the second coolant path 70 b is flown out through the second pipeline 72 b connected to the other end of the second coolant path 70 b.
  • the coolant flown out through the first pipeline 72 a and the second pipeline 72 b flows into the single pipeline 72 and is returned back into the chiller unit 71 via the reversing unit 92 . Then, the coolant is cooled again in the chiller unit 71 , and flows into and circulates through the inside of the lower electrode 12 again.
  • the first pipeline 72 a connected to the one end of the first coolant path 70 a is equipped with the check valve 90 .
  • the check valve 90 When the coolant flows in a direction as shown in FIG. 4A , the check valve 90 is closed, so that the coolant does not flow through the first coolant path 70 a but only flows through the second coolant path 70 b.
  • the check valve 90 As shown in FIG. 4B , when the coolant flows after the flow direction of the coolant is reversed, the check valve 90 is opened, so that the coolant flows through both the first coolant path 70 a and the second coolant path 70 b.
  • FIG. 5 is an example time chart for temperature control.
  • a horizontal axis represents a lapse of time (second) and a vertical axis represents a temperature of the wafer W.
  • the controller 80 may reverse the flow direction of the coolant by controlling the reversing unit 92 according to the switchover timing of plasma processes performed in the plasma processing apparatus 1 .
  • the plasma processing apparatus 1 is configured to perform a first plasma process, a second plasma process and a third plasma process consecutively, as depicted in FIG. 5 .
  • the required plasma process is performed by maintaining the temperature of the wafer W at a high level of, e.g., about 40° C.
  • the required plasma process is performed by maintaining the temperature of the wafer W at a low level of, e.g., about 20° C.
  • the controller 80 is configured to set the flow direction of the coolant such that the check valve 90 is closed (as shown in FIG. 4A ) while the first plasma process is being performed. Accordingly, while the first plasma process is being performed, the coolant does not flow through the first coolant path 70 a but flows only through the second coolant path 70 b. As a result, the wafer W can be maintained at the relatively high temperature of about 40° C., as shown in FIG. 5 .
  • the controller 80 is configured to reverse the flow direction of the coolant by controlling the reversing unit 92 .
  • the flow direction of the coolant is reversed and the check valve 90 is opened, as shown in FIG. 4B .
  • the coolant flows through both of the first coolant path 70 a and the second coolant path 70 b. Consequently, the wafer W is maintained at a relatively low temperature of about 20° C., as depicted in FIG. 5 .
  • the controller 80 is configured to reverse the flow direction of the coolant again by controlling the reversing unit 92 .
  • the flow direction of the coolant is reversed and the check valve 90 is again closed, as illustrated in FIG. 4A .
  • the coolant does not flow through the first coolant path 70 a but flows only through the second coolant path 70 b. Consequently, the wafer W is maintained at a relatively high temperature of about 40° C., as depicted in FIG. 5 .
  • the temperature of the wafer W can be promptly controlled to required temperatures suitable for each plasma process when performing the multiple number of plasma processes.
  • FIG. 6A and FIG. 6B are diagrams illustrating the second example embodiment regarding the arrangement of coolant paths.
  • a first coolant path 70 a is formed in a spiral shape in a region within the lower electrode 12 corresponding to the focus ring 18 .
  • a second coolant path 70 b is also formed in a spiral shape in a region within the lower electrode 12 corresponding to a region where the wafer W is placed.
  • the coolant cooled in the chiller unit 71 is flown out through the pipeline 72 , and then, is flown into the first pipeline 72 a and the second pipeline 72 b which are branched from the pipeline 72 .
  • the first pipeline 72 a is connected to one end of the first coolant path 70 a
  • the second pipeline 72 b is connected to one end of the second coolant path 70 b.
  • the coolant that has passed through the first coolant path 70 a is flown out through the first pipeline 72 a connected to the other end of the first coolant path 70 a
  • the coolant that has passed through the second coolant path 70 b is flown out through the second pipeline 72 b connected to the other end of the second coolant path 70 b.
  • the coolant flown out through the first pipeline 72 a and the second pipeline 72 b flows into the single pipeline 72 and is returned back into the chiller unit 71 via the reversing unit 92 . Then, the coolant is cooled again in the chiller unit 71 and flows into and circulates through the inside of the lower electrode 12 again.
  • the first pipeline 72 a connected to the one end of the first coolant path 70 a is equipped with the check valve 90 .
  • the check valve 90 When the coolant flows in a direction as shown in FIG. 6A , the check valve 90 is closed, so that the coolant does not flow through the first coolant path 70 a but only flows through the second coolant path 70 b.
  • the check valve 90 As shown in FIG. 6B , when the coolant flows after the flow direction of the coolant is reversed, the check valve 90 is opened, so that the coolant flows through both the first coolant path 70 a and the second coolant path 70 b.
  • the controller 80 is configured to reverse the flow direction of the coolant by the reversing unit 92 as shown in FIG. 6B , so that the coolant can flow in the region (i.e., the first coolant path 70 a ) within the lower electrode 12 corresponding to the focus ring 18 . Accordingly, it is possible to cool the focus ring 18 by the coolant flowing through the first coolant path 70 a. As a result, a temperature distribution of the wafer W can be uniformed.
  • FIG. 7A and FIG. 7B are diagrams illustrating the third example embodiment regarding the arrangement of coolant paths.
  • a first coolant path 70 a is formed in a spiral shape in a region within the lower electrode 12 corresponding to the focus ring 18 .
  • a second coolant path 70 b is also formed in a spiral shape in a region within the lower electrode 12 corresponding to a region where the wafer W is placed.
  • a third coolant path 70 c is formed in a spiral shape within the lower electrode 12 to be located below the region where the first coolant path 70 a is formed.
  • each of the first coolant path 70 a and the third coolant path 70 c are shown to be a coolant path having a single turn for the simplicity of illustration, each coolant path may be formed in a spiral shape (see FIG. 4C ) in each region. In the drawings illustrated below, each coolant path may also be formed in a spiral shape in each region.
  • the coolant cooled in the chiller unit 71 is flown out through the pipeline 72 , and then, is flown into the first pipeline 72 a, the second pipeline 72 b and a third pipeline 72 c which are branched from the pipeline 72 .
  • the first pipeline 72 a is connected to one end of the first coolant path 70 a; the second pipeline 72 b is connected to one end of the second coolant path 70 b; and the third pipeline 72 c is connected to one end of the third coolant path 70 c.
  • the coolant that has passed through the first coolant path 70 a is flown out through the first pipeline 72 a connected to the other end of the first coolant path 70 a; the coolant that has passed through the second coolant path 70 b is flown out through the second pipeline 72 b connected to the other end of the second coolant path 70 b; and the coolant that has passed through the third coolant path 70 c is flown out through the third pipeline 72 c connected to the other end of the third coolant path 70 c .
  • the coolant flown out through the first pipeline 72 a, the second pipeline 72 b and the third pipeline 72 c flows into the single pipeline 72 and is returned back into the chiller unit 71 via the reversing unit 92 . Then, the coolant is cooled again in the chiller unit 71 and flows into and circulates through the inside of the lower electrode 12 again.
  • the first pipeline 72 a connected to the one end of the first coolant path 70 a is equipped with the check valve 90 .
  • the check valve 90 When the coolant flows in a direction as shown in FIG. 7A , the check valve 90 is closed, so that the coolant does not flow through the first coolant path 70 a but only flows through the second coolant path 70 b and the third coolant path 70 c.
  • FIG. 7B when the coolant flows after the flow direction of the coolant is reversed, the check valve 90 is opened, so that the coolant flows through all of the first coolant path 70 a, the second coolant path 70 b and the third coolant path 70 c.
  • the check valve is provided at the first pipeline 72 a, the check valve may also be provided at the third pipeline 72 c, by way of example.
  • the controller 80 is configured to reverse the flow direction of the coolant by the reversing unit 92 as shown in FIG. 7B , so that the coolant can flow in the region (i.e., the first coolant path 70 a ) within the lower electrode 12 corresponding to the focus ring 18 . Accordingly, it is possible to cool the focus ring 18 by the coolant flowing through the first coolant path 70 a. As a result, a temperature distribution of the wafer W can be uniformed. Furthermore, in accordance with the third example embodiment, since the first coolant path 70 a and the third coolant path 70 c are formed in the regions within the lower electrode 12 corresponding to the focus ring 18 , the focus ring 18 can be cooled more rapidly.
  • FIG. 8A and FIG. 8B are diagrams illustrating the fourth example embodiment regarding the arrangement of coolant paths.
  • a second coolant path 70 b is formed in a spiral shape in a region within the lower electrode 12 corresponding to the focus ring 18 .
  • a first coolant path 70 a is also formed in a spiral shape in a region within the lower electrode 12 below the second coolant path 70 b and corresponding to a region where a periphery portion of the wafer W is placed.
  • the coolant cooled in the chiller unit 71 is flown out through the pipeline 72 , and then, is flown into the first pipeline 72 a and the second pipeline 72 b which are branched from the pipeline 72 .
  • the first pipeline 72 a is connected to one end of the first coolant path 70 a
  • the second pipeline 72 b is connected to one end of the second coolant path 70 b.
  • the coolant that has passed through the first coolant path 70 a is flown out through the first pipeline 72 a connected to the other end of the first coolant path 70 a
  • the coolant that has passed through the second coolant path 70 b is flown out through the second pipeline 72 b connected to the other end of the second coolant path 70 b.
  • the coolant flown out through the first pipeline 72 a and the second pipeline 72 b flows into the single pipeline 72 and is returned back into the chiller unit 71 via the reversing unit 92 . Then, the coolant is cooled again in the chiller unit 71 and flows into and circulates through the inside of the lower electrode 12 again.
  • the controller 80 is configured to reverse the flow direction of the coolant as shown in FIG.
  • the reversing unit 92 controls the reversing unit 92 , so that the coolant can flow in the region (i.e., the first coolant path 70 a ) within the lower electrode 12 corresponding to a region where the periphery portion of the wafer W is positioned.
  • the periphery portion of the wafer W can be cooled by the coolant flowing through the first coolant path 70 a, so that the temperature distribution of the wafer W can be uniformed.
  • FIG. 9A and FIG. 9B are diagrams illustrating the fifth example embodiment regarding the arrangement of coolant paths.
  • a second coolant path 70 b is formed in a spiral shape in a region within the lower electrode 12 corresponding to a region where the wafer W is placed.
  • first coolant paths 70 a are also formed in spiral shapes in regions within the lower electrode 12 corresponding to an intermediate portion (middle region) between a central portion (center region) and a periphery portion (edge region) of the wafer W.
  • the first coolant paths 70 a are respectively formed above and below the second coolant path 70 b.
  • the coolant cooled in the chiller unit 71 is flown out through the pipeline 72 , and then, is flown into the first pipeline 72 a and the second pipeline 72 b which are branched from the pipeline 72 .
  • the first pipeline 72 a is connected to one end of the first coolant path 70 a
  • the second pipeline 72 b is connected to one end of the second coolant path 70 b.
  • the coolant that has passed through the first coolant path 70 a is flown out through the first pipeline 72 a connected to the other end of the first coolant path 70 a
  • the coolant that has passed through the second coolant path 70 b is flown out through the second pipeline 72 b connected to the other end of the second coolant path 70 b.
  • the coolant flown out through the first pipeline 72 a and the second pipeline 72 b flows into the single pipeline 72 and is returned back into the chiller unit 71 via the reversing unit 92 . Then, the coolant is cooled again in the chiller unit 71 and flows into and circulates through the inside of the lower electrode 12 again.
  • the temperature of the intermediate portion of the wafer W becomes particularly high, by cooling the intermediate portion of the wafer W selectively, the temperature uniformity of the wafer W can be maintained. That is, depending on the kind of a plasma process, the temperature of the intermediate portion (middle region) of the wafer W may become higher than those of the central portion (center region) and the periphery portion (edge region) of the wafer W. For example, when performing a plasma process in the state of FIG. 9A , the temperature of the intermediate portion of the wafer W may become higher than the temperatures of the central portion and the periphery portion thereof due to heat generated by the plasma process. In this case, the controller 80 is configured to reverse the flow direction of the coolant as shown in FIG.
  • the intermediate portion of the wafer W can be cooled by the coolant flowing through the first coolant path 70 a, so that the temperature distribution of the wafer W can be uniformed.
  • the temperature of the wafer W can be controlled rapidly. Accordingly, when an optimum temperature condition for the wafer W is required in performing each plasma process, by reversing the flow direction of the coolant by the reversing unit 92 at the switchover timing of the plasma processes, an optimum plasma process can be performed.

Abstract

A plasma processing apparatus includes a lower electrode 12 on which a wafer W is mounted. A second coolant path 70 b is formed in a spiral shape in a region within the lower electrode 12 corresponding to a region where the wafer W is placed. Further, a first coolant path 70 a is formed in a spiral shape to be located in a lower region within the lower electrode 12 corresponding to a region where the second coolant path 70 b is formed. A pipeline 72 connected to a chiller unit 71 is branched into a first pipeline 72 a connected to the first coolant path 70 a and a second pipeline 72 b connected to the second coolant path 70 b. A check valve 90 allowing a coolant to flow in one direction is provided on the first pipeline 72 a, and a reversing unit 92 reversing a flow direction of the coolant is provided on the pipeline 72.

Description

    CROSS-REFERENCE TO RELATED APPLICATION
  • This is a divisional application of U.S. patent application Ser. No. 13/932,151, filed on Jul. 1, 2013, which claims the benefit of Japanese Patent Application No. 2012-148500 filed on Jul. 2, 2012, and U.S. Provisional Application Ser. No. 61/669,166 filed on Jul. 9, 2012, the entire disclosures of which are incorporated herein by reference.
  • TECHNICAL FIELD
  • The embodiments described herein pertain generally to a plasma processing apparatus.
  • BACKGROUND
  • In a semiconductor manufacturing process, a plasma processing apparatus configured to perform a plasma process for the purpose of thin film deposition, etching, or the like is widely utilized. Examples of such plasma processing apparatus include a plasma CVD (Chemical Vapor Deposition) apparatus configured to perform a thin film deposition process, a plasma etching apparatus configured to perform an etching process, etc.
  • The plasma processing apparatus includes a processing chamber in which a plasma processing space is formed; a mounting table configured to mount thereon a processing target substrate within the processing chamber; and a gas supply system configured to introduce a processing gas for a plasma reaction into a processing chamber, etc. Further, in order to excite the processing gas within the processing chamber into plasma, the plasma processing apparatus also includes a plasma generating device configured to supply electromagnetic energy such as a microwave or a RF wave; and a bias voltage applying device configured to apply a bias voltage to the mounting table and accelerate ions in the plasma toward the processing target substrate mounted on the mounting table.
  • In the plasma processing apparatus, however, since the accelerated ions in the plasma collide with the processing target substrate, the temperature of the processing target substrate may be increased. In order to suppress such a temperature increase, it is known that a coolant flows within the mounting table. For example, it is disclosed in Patent Document 1 that coolant paths are formed in a region within the mounting table corresponding to a central portion of the processing target substrate and in a region within the mounting table corresponding to a periphery portion of the processing target substrate, respectively, and a temperature distribution of the mounting table is controlled by controlling a flow rate of the coolant flown into each coolant path.
    • Patent Document 1: Japanese Patent Laid-open Publication No. 2006-286733
  • In the prior art, however, it is not considered to perform the temperature control promptly with a simple configuration. That is, in the prior art, since a multiple number of opening/closing valves are provided at coolant paths connecting a chiller unit for cooling the coolant and the coolant paths within the mounting table and the temperature distribution of the mounting table is controlled by controlling ON/OFF operations of the opening/closing valves, the configuration of the apparatus may be complicated. Further, in the prior art, since a heating unit for heating the coolant is provided in addition to the chiller unit and the temperature is controlled while heating a part of the cooled coolant in the heating unit, it would take a relatively longer time to complete the temperature control.
  • SUMMARY
  • In one example embodiment, a plasma processing apparatus includes a processing chamber in which a plasma processing space is formed; a mounting table provided within the processing chamber and configured to mount thereon a processing target substrate; a gas supply device configured to introduce a processing gas to be used in plasma reaction into the plasma processing space; a plasma generating device configured to supply electromagnetic energy to excite the processing gas introduced in the plasma processing space into plasma; a plurality of coolant paths formed within the mounting table; a temperature controller configured to control a temperature of a coolant flown and circulated through the plurality of coolant paths; a check valve provided at a part of the plurality of coolant paths; and a reversing unit configured to reverse a flow direction of the coolant that flows and circulates through the plurality of coolant paths. The plurality of coolant paths include a first coolant path and a second coolant path which are formed in a region within the mounting table corresponding to a region where the processing target substrate is placed, and the first coolant path and the second coolant path are arranged separately in a vertical direction.
  • In accordance with the example embodiment, it is possible to provide a temperature control method and a plasma processing apparatus capable of performing a temperature control promptly with a simple configuration.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a longitudinal cross sectional view illustrating a schematic configuration of a plasma processing apparatus in accordance with an example embodiment;
  • FIG. 2A is a diagram schematically illustrating a check valve;
  • FIG. 2B is a diagram schematically illustrating a check valve;
  • FIG. 3A is a diagram schematically illustrating a temperature control for a mounting table;
  • FIG. 3B is a diagram schematically illustrating a temperature control for the mounting table;
  • FIG. 4A is a diagram illustrating arrangement of coolant paths in accordance with a first example embodiment;
  • FIG. 4B is a diagram illustrating the arrangement of the coolant paths in accordance with the first example embodiment;
  • FIG. 4C is a diagram illustrating the arrangement of the coolant paths in accordance with the first example embodiment;
  • FIG. 5 is a diagram showing an example time chart for the temperature control;
  • FIG. 6A is a diagram illustrating arrangement of coolant paths in accordance with a second example embodiment;
  • FIG. 6B is a diagram illustrating the arrangement of the coolant paths in accordance with the second example embodiment;
  • FIG. 7A is a diagram illustrating arrangement of coolant paths in accordance with a third example embodiment;
  • FIG. 7B is a diagram illustrating the arrangement of the coolant paths in accordance with the third example embodiment;
  • FIG. 8A is a diagram illustrating arrangement of coolant paths in accordance with a fourth example embodiment;
  • FIG. 8B is a diagram illustrating the arrangement of the coolant paths in accordance with the fourth example embodiment;
  • FIG. 9A is a diagram illustrating arrangement of coolant paths in accordance with a fifth example embodiment; and
  • FIG. 9B is a diagram illustrating the arrangement of the coolant paths in accordance with the fifth example embodiment.
  • DETAILED DESCRIPTION
  • Hereinafter, various example embodiments will be described in detail with reference to the accompanying drawings. In the following detailed description, reference is made to the accompanying drawings, which form a part of the description. In the drawings, similar symbols typically identify similar components, unless context dictates otherwise.
  • First, an overall configuration of a plasma processing apparatus will be described. FIG. 1 is a longitudinal cross sectional view illustrating a schematic configuration of a plasma processing apparatus in accordance with an example embodiment.
  • The plasma processing apparatus 1 is configured as a RIE (Reactive Ion Etching) plasma processing apparatus. The plasma processing apparatus 1 includes a cylindrical chamber (processing chamber 10) made of a metal such as aluminum or stainless steel. The processing chamber 10 is grounded. Within the processing chamber 10, a plasma process such as an etching process is performed on a processing target substrate. In this example embodiment, the plasma processing apparatus serves as a plasma etching apparatus, but not limited thereto.
  • A mounting table 88 configured to mount thereon a semiconductor wafer W (hereinafter, simply referred to as a “wafer W”) as the processing target substrate is provided within the processing chamber 10. The mounting table 88 includes an electrostatic chuck 40 configured to hold the wafer W by an electrostatic attractive force; and a lower electrode 12 configured to support the electrostatic chuck 40. Microprocessing such as etching is performed on the wafer W mounted on the mounting table 88 by plasma.
  • The lower electrode 12 is made of, e.g., aluminum and is supported on a cylindrical support 16 with an insulating cylindrical holder 14 therebetween. The cylindrical support 16 is vertically extended upward from a bottom of the processing chamber 10. A focus ring 18 made of, e.g., quartz is disposed on a top surface of the cylindrical holder 14 to surround a top surface of the lower electrode 12 in a ring shape.
  • An exhaust path 20 is formed between a sidewall of the processing chamber 10 and the cylindrical support 16. A ring-shaped baffle plate 22 is provided in the exhaust path 20. An exhaust opening 24 is formed in a bottom portion of the exhaust path 20 and is connected to an exhaust device 28 via an exhaust line 26. The exhaust device 28 includes a non-illustrated vacuum pump and is configured to depressurize a processing space within the processing chamber 10 to a required vacuum level. A gate valve 30 configured to open/close a loading/unloading opening for the wafer W is provided at the sidewall of the processing chamber 10.
  • A high frequency power supply 32 for generating plasma is electrically connected to the lower electrode 12 via a matching device 34 and a power feed rod 36. The high frequency power supply 32 is configured to apply a high frequency power of, e.g., about 60 MHz to the lower electrode 12. Further, a shower head 38, which will be described later, is provided at a ceiling portion of the processing chamber 10. The shower head 38 serves as an upper electrode of a ground potential. In this configuration, a high frequency voltage from the high frequency power supply 32 is applied between the lower electrode 12 and the shower head 38 capacitively. The high frequency power supply 32 is an example plasma source that supplies power for generating plasma and generates plasma from a gas within the processing chamber 10.
  • The electrostatic chuck 40 configured to hold the wafer W by an electrostatic attractive force is provided on the top surface of the lower electrode 12. The electrostatic chuck 40 includes an electrode 40 a made of a conductive film and a pair of insulating films 40 b and 40 c embedding the electrode 40 a therebetween. A DC power supply 42 is electrically connected to the electrode 40 a via a switch 43. The electrostatic chuck 40 attracts and holds the wafer W thereon by a Coulomb force generated by a DC voltage applied from the DC power supply 42.
  • A heat transfer gas supplying source 52 is configured to supply a heat transfer gas such as a He gas between a top surface of the electrostatic chuck 40 and a rear surface of the wafer W through a gas supply line 54. The shower head 38 disposed at the ceiling portion of the processing chamber 10 includes an electrode plate 56 having a multiple number of gas holes 56 a; and an electrode supporting body 58 configured to support the electrode plate 56 thereon detachably. A buffer room 60 is formed within the electrode supporting body 58, and a gas supply line 64 led to a gas supply source 62 is connected to a gas inlet 60 a of the buffer room 60. With this configuration, a required gas is supplied into the processing chamber 10 from the gas supply source 62.
  • A magnet 66 is disposed around the processing chamber 10. The magnet 66 is extended annularly around or concentrically with the processing chamber 10. An RF electric field is formed in a plasma generating space between the shower head 38 and the lower electrode 12 within the processing chamber 10 along a vertical direction by the high frequency power supply 32. Due to a high frequency discharge, high-density plasma may be generated in the vicinity of the lower electrode 12.
  • A coolant path 70 is formed within the lower electrode 12. The coolant path 70 includes a first coolant path 70 a and a second coolant path 70 b. A coolant cooled to a preset temperature by a chiller unit 71 is supplied into and circulated through the first coolant path 70 a and the second coolant path 70 b. To elaborate, a pipeline 72 connected to the chiller unit 71 is branched into a first pipeline 72 a and a second pipeline 72 b. The first pipeline 72 a is connected to the first coolant path 70 a, and the second pipeline 72 b is connected to the second coolant path 70 b. The coolant circulated through the first coolant path 70 a is flown out from the first pipeline 72 a connected to the first coolant path 70 a, and the coolant circulated through the second coolant path 70 b is flown out from the second pipeline 72 b connected to the second coolant path 70 b. The first pipeline 72 a and the second pipeline 72 b join the single pipeline 72, and the pipeline 72 is connected to the chiller unit 71.
  • A reversing unit 92 is provided on the pipeline 72. The reversing unit 92 is configured to reverse a flow direction of the coolant cooled by the chiller unit 71. By way of example, but not limitation, the reversing unit 92 is implemented by a four-way valve. Further, the first pipeline 72 a is provided with a check valve 90 that allows the coolant to flow in only one direction. The arrangement examples of the first coolant path 70 a and the second coolant path 70 b and the control mechanism for the flow direction of the coolant by the reversing unit 92 will be described later in detail.
  • A heater 75 is embedded in the lower electrode 12. A required AC voltage is applied to the heater 75 from a non-illustrated AC power supply. With this configuration, a processing temperature of the wafer W mounted on the electrostatic chuck 40 is controlled to a required temperature level by a cooling operation of the chiller unit 71 and by a heating operation of the heater 75. This temperature control is performed in response to an instruction from a controller 80. Further, it may be possible to divide the heater 75 and arrange them in dual zones corresponding to a central portion and a periphery portion of the electrostatic chuck 40, respectively. In this case, the temperature of the each portion may be controlled individually. With this configuration, it may be possible to perform the temperature control with higher precision.
  • The controller 80 is configured to control the individual components of the plasma processing apparatus 1, e.g., the exhaust device 28, the high frequency power supply 32, the switch 43 for the electrostatic chuck 40, the matching device 34, the heat transfer gas supplying source 52, the gas supply source 62, the chiller unit 71, the heater within the electrostatic chuck 40 and the reversing unit 92. The controller 80 is connected to a host computer (not shown) or the like.
  • The controller 80 has a CPU (Central Processing Unit), a ROM (Read Only Memory) and a RAM (Random Access Memory), which are not shown. The CPU executes processes according to various recipes stored in the ROM or the RAM. The recipes store therein apparatus control information depending on a multiple number of plasma process conditions, such as a processing time, temperatures within the processing chamber (an upper electrode temperature, a side wall temperature of the processing chamber, a lower electrode temperature, etc.), a pressure, a high frequency power to be applied, flow rates of various processing gases, and so forth. In the following, a control of the temperature as the recipe will be mainly described. The recipes may be provided by being stored on a storage medium or may be read on the ROM or RAM via a non-illustrated driver. Alternatively, the recipes may be downloaded from a non-illustrated network and stored on the ROM or RAM. Further, in order to implement the function of each component, a DSP (Digital Signal Processor) may be used instead of the CPU. The function of the controller 80 may be implemented by using software or hardware.
  • In the plasma processing apparatus 1 having the above-described configuration, in order to perform an etching process, the gate valve 30 is first opened, and the wafer W is loaded into the processing chamber 10 while being held on a transfer arm. Then, the wafer W is lifted up above the transfer arm by pusher pins (not shown) protruded from a surface of the electrostatic chuck 40, and the wafer W is held on the pusher pins. Subsequently, after the transfer arm is retreated out of the processing chamber 10, the pusher pins are lowered down into the electrostatic chuck 40, so that the wafer W is mounted on the electrostatic chuck 40.
  • After the wafer W is loaded, the gate valve 30 is closed. Then, an etching gas is introduced into the processing chamber 10 from the gas supply source 62 at a preset flow rate and a preset flow rate ratio, and an inside of the processing chamber 10 is depressurized to a set pressure by the exhaust device 28. Further, a high frequency power of a certain power level is applied to the lower electrode 12 from the high frequency power supply 32. Further, a DC voltage from the DC power supply 42 is applied to the electrode 40 a of the electrostatic chuck 40, so that the wafer W is firmly held on the electrostatic chuck 40. The etching gas introduced from the shower head 38 as in a shower shape is excited into plasma by the high frequency power from the high frequency power supply 32. As a result, the plasma is generated in the plasma generating space between the upper electrode (shower head 38) and the lower electrode 12. A main surface of the wafer W is etched by radicals or ions in the generated plasma.
  • After the plasma etching is finished, the wafer W is lifted up and held on the pusher pins. After the gate valve 30 is opened and the transfer arm is loaded into the processing chamber 10, the pusher pins are lowered and the wafer W is held on the transfer arm. Subsequently, the transfer arm is retreated out of the processing chamber 10, and a next wafer W is loaded into the processing chamber 10 by the transfer arm. By repeating this process, wafers W are processed consecutively.
  • Now, the configuration of the check valve 90 will be explained. FIG. 2A and FIG. 2B schematically illustrate the check valve. As shown in FIG. 2A and FIG. 2B, the check valve 90 includes a valve sheet 90 b at a branch portion of the first pipeline 72 a branched from the pipeline 72; and a plate-shaped valve body 90 a provided at the valve sheet 90 b. By way of example, but not limitation, as shown in FIG. 2A, when a coolant flows from the pipeline 72 toward the first pipeline 72 a and the second pipeline 72 b, the valve body 90 a is rotated about the valve sheet 90 b serving as the fulcrum to stand up by the force of the coolant flow, so that a flow path of the first pipeline 72 a is closed. As a result, in FIG. 2A, the coolant does not flow into the first pipeline 72 a but flows only into the second pipeline 72 b.
  • Meanwhile, when the flow direction of the coolant is reversed and the coolant flows from the first pipeline 72 a and the second pipeline 72 b toward the pipeline 72, as shown in FIG. 2B, the valve body 90 a is rotated about the valve sheet 90 b serving as the fulcrum to fall down by the force of the coolant flow, so that the flow path of the first pipeline 72 a is opened. As a result, in FIG. 2B, the coolant flows into both the first pipeline 72 a and the second pipeline 72 b.
  • Now, a temperature control for the mounting table in accordance with the present example embodiment will be schematically described. FIG. 3A and FIG. 3B are diagrams for schematically illustrating a temperature control for the mounting table. As depicted in FIG. 3A, since the flow of the coolant cooled to a preset temperature in the chiller unit 71 is blocked by the check valve 90 in a certain direction, the coolant cools the mounting table 88 while flowing through only one coolant path of the second coolant path 70 b.
  • Meanwhile, as illustrated in FIG. 3B, if the reversing unit 92 reverses the flow direction of the coolant in response to an instruction from the controller 80, the coolant cooled to a preset temperature in the chiller unit 71 cools the mounting table 88 while flowing through the two coolant paths of the first coolant path 70 a and the second coolant path 70 b. In this way, by providing the check valve 90 and reversing the flow direction of the coolant, it is possible to allow the coolant to flow through either one or both of the coolant paths within the mounting table 88 selectively. Accordingly, a temperature distribution of the mounting table 88 (and the wafer W) can be controlled. Below, examples of controlling the temperature distribution of the mounting table 88 (and the wafer W) will be explained.
  • First Example Embodiment
  • FIG. 4A, FIG. 4B and FIG. 4C are diagrams illustrating a first example embodiment regarding the arrangement of coolant paths. As shown in FIG. 4A and FIG. 4B, the first coolant path 70 a and the second coolant path 70 b are formed in a region within the lower electrode 12 (mounting table) corresponding to a region where the wafer W is placed. The first coolant path 70 a and the second coolant path 70 b are separated from each other in a vertical direction. To elaborate, the second coolant path 70 b is formed in a spiral shape in an upper region within the lower electrode 12. The first coolant path 70 a is also formed in a spiral shape to be located in a lower region within the lower electrode 12, i.e., below the region where the second coolant path 70 b is formed. FIG. 4C is a conceptual diagram of the second coolant path 70 b in the spiral shape when viewed from the top.
  • The coolant cooled in the chiller unit 71 is flown out through the pipeline 72, and then, is flown into the first pipeline 72 a and the second pipeline 72 b which are branched from the pipeline 72. The first pipeline 72 a is connected to one end of the first coolant path 70 a, and the second pipeline 72 b is connected to one end of the second coolant path 70 b. Further, the coolant that has passed through the first coolant path 70 a is flown out through the first pipeline 72 a connected to the other end of the first coolant path 70 a, and the coolant that has passed through the second coolant path 70 b is flown out through the second pipeline 72 b connected to the other end of the second coolant path 70 b. The coolant flown out through the first pipeline 72 a and the second pipeline 72 b flows into the single pipeline 72 and is returned back into the chiller unit 71 via the reversing unit 92. Then, the coolant is cooled again in the chiller unit 71, and flows into and circulates through the inside of the lower electrode 12 again.
  • Further, the first pipeline 72 a connected to the one end of the first coolant path 70 a is equipped with the check valve 90. When the coolant flows in a direction as shown in FIG. 4A, the check valve 90 is closed, so that the coolant does not flow through the first coolant path 70 a but only flows through the second coolant path 70 b. Meanwhile, as shown in FIG. 4B, when the coolant flows after the flow direction of the coolant is reversed, the check valve 90 is opened, so that the coolant flows through both the first coolant path 70 a and the second coolant path 70 b.
  • Now, a temperature control method in accordance with the first example embodiment will be discussed. FIG. 5 is an example time chart for temperature control. In FIG. 5, a horizontal axis represents a lapse of time (second) and a vertical axis represents a temperature of the wafer W.
  • In the temperature control method in accordance with the first example embodiment, the controller 80 may reverse the flow direction of the coolant by controlling the reversing unit 92 according to the switchover timing of plasma processes performed in the plasma processing apparatus 1. By way of example, but not limitation, the plasma processing apparatus 1 is configured to perform a first plasma process, a second plasma process and a third plasma process consecutively, as depicted in FIG. 5.
  • In the first plasma process and the third plasma process, it is assumed that the required plasma process is performed by maintaining the temperature of the wafer W at a high level of, e.g., about 40° C. Meanwhile, in the second plasma process, it is assumed that the required plasma process is performed by maintaining the temperature of the wafer W at a low level of, e.g., about 20° C.
  • In this case, the controller 80 is configured to set the flow direction of the coolant such that the check valve 90 is closed (as shown in FIG. 4A) while the first plasma process is being performed. Accordingly, while the first plasma process is being performed, the coolant does not flow through the first coolant path 70 a but flows only through the second coolant path 70 b. As a result, the wafer W can be maintained at the relatively high temperature of about 40° C., as shown in FIG. 5.
  • Meanwhile, at the switchover timing from the first plasma process into the second plasma process, the controller 80 is configured to reverse the flow direction of the coolant by controlling the reversing unit 92. As a result, the flow direction of the coolant is reversed and the check valve 90 is opened, as shown in FIG. 4B. Accordingly, while the second plasma process is being performed, the coolant flows through both of the first coolant path 70 a and the second coolant path 70 b. Consequently, the wafer W is maintained at a relatively low temperature of about 20° C., as depicted in FIG. 5.
  • Then, at the switchover timing from the second plasma process into the third plasma process, the controller 80 is configured to reverse the flow direction of the coolant again by controlling the reversing unit 92. As a result, the flow direction of the coolant is reversed and the check valve 90 is again closed, as illustrated in FIG. 4A. Accordingly, while the third plasma process is being performed, the coolant does not flow through the first coolant path 70 a but flows only through the second coolant path 70 b. Consequently, the wafer W is maintained at a relatively high temperature of about 40° C., as depicted in FIG. 5.
  • As described above, in accordance with the plasma processing apparatus 1 and the temperature control method of the present example embodiment, by setting the simple configuration of revering the flow direction of the coolant by using the check valve 90, the temperature of the wafer W can be promptly controlled to required temperatures suitable for each plasma process when performing the multiple number of plasma processes.
  • Second Example Embodiment
  • Subsequently, a second example embodiment regarding the arrangement of coolant paths will be described. FIG. 6A and FIG. 6B are diagrams illustrating the second example embodiment regarding the arrangement of coolant paths. As shown in FIG. 6A and FIG. 6B, in accordance with the second example embodiment, a first coolant path 70 a is formed in a spiral shape in a region within the lower electrode 12 corresponding to the focus ring 18. Further, a second coolant path 70 b is also formed in a spiral shape in a region within the lower electrode 12 corresponding to a region where the wafer W is placed.
  • The coolant cooled in the chiller unit 71 is flown out through the pipeline 72, and then, is flown into the first pipeline 72 a and the second pipeline 72 b which are branched from the pipeline 72. The first pipeline 72 a is connected to one end of the first coolant path 70 a, and the second pipeline 72 b is connected to one end of the second coolant path 70 b. Further, the coolant that has passed through the first coolant path 70 a is flown out through the first pipeline 72 a connected to the other end of the first coolant path 70 a, and the coolant that has passed through the second coolant path 70 b is flown out through the second pipeline 72 b connected to the other end of the second coolant path 70 b. The coolant flown out through the first pipeline 72 a and the second pipeline 72 b flows into the single pipeline 72 and is returned back into the chiller unit 71 via the reversing unit 92. Then, the coolant is cooled again in the chiller unit 71 and flows into and circulates through the inside of the lower electrode 12 again.
  • Further, the first pipeline 72 a connected to the one end of the first coolant path 70 a is equipped with the check valve 90. When the coolant flows in a direction as shown in FIG. 6A, the check valve 90 is closed, so that the coolant does not flow through the first coolant path 70 a but only flows through the second coolant path 70 b. Meanwhile, as shown in FIG. 6B, when the coolant flows after the flow direction of the coolant is reversed, the check valve 90 is opened, so that the coolant flows through both the first coolant path 70 a and the second coolant path 70 b.
  • In the second example embodiment, it is assumed that the focus ring 18 is heated as a result of performing a plasma process in the state shown in FIG. 6A, for example. In this case, the controller 80 is configured to reverse the flow direction of the coolant by the reversing unit 92 as shown in FIG. 6B, so that the coolant can flow in the region (i.e., the first coolant path 70 a) within the lower electrode 12 corresponding to the focus ring 18. Accordingly, it is possible to cool the focus ring 18 by the coolant flowing through the first coolant path 70 a. As a result, a temperature distribution of the wafer W can be uniformed.
  • Third Example Embodiment
  • Now, a third example embodiment regarding the arrangement of coolant paths will be described. FIG. 7A and FIG. 7B are diagrams illustrating the third example embodiment regarding the arrangement of coolant paths. As shown in FIG. 7A and FIG. 7B, in accordance with the third example embodiment, a first coolant path 70 a is formed in a spiral shape in a region within the lower electrode 12 corresponding to the focus ring 18. Further, a second coolant path 70 b is also formed in a spiral shape in a region within the lower electrode 12 corresponding to a region where the wafer W is placed. Further, a third coolant path 70 c is formed in a spiral shape within the lower electrode 12 to be located below the region where the first coolant path 70 a is formed. In FIG. 7A and FIG. 7B, although each of the first coolant path 70 a and the third coolant path 70 c are shown to be a coolant path having a single turn for the simplicity of illustration, each coolant path may be formed in a spiral shape (see FIG. 4C) in each region. In the drawings illustrated below, each coolant path may also be formed in a spiral shape in each region.
  • The coolant cooled in the chiller unit 71 is flown out through the pipeline 72, and then, is flown into the first pipeline 72 a, the second pipeline 72 b and a third pipeline 72 c which are branched from the pipeline 72. The first pipeline 72 a is connected to one end of the first coolant path 70 a; the second pipeline 72 b is connected to one end of the second coolant path 70 b; and the third pipeline 72 c is connected to one end of the third coolant path 70 c. Further, the coolant that has passed through the first coolant path 70 a is flown out through the first pipeline 72 a connected to the other end of the first coolant path 70 a; the coolant that has passed through the second coolant path 70 b is flown out through the second pipeline 72 b connected to the other end of the second coolant path 70 b; and the coolant that has passed through the third coolant path 70 c is flown out through the third pipeline 72 c connected to the other end of the third coolant path 70 c . The coolant flown out through the first pipeline 72 a, the second pipeline 72 b and the third pipeline 72 c flows into the single pipeline 72 and is returned back into the chiller unit 71 via the reversing unit 92. Then, the coolant is cooled again in the chiller unit 71 and flows into and circulates through the inside of the lower electrode 12 again.
  • Further, the first pipeline 72 a connected to the one end of the first coolant path 70 a is equipped with the check valve 90. When the coolant flows in a direction as shown in FIG. 7A, the check valve 90 is closed, so that the coolant does not flow through the first coolant path 70 a but only flows through the second coolant path 70 b and the third coolant path 70 c. Meanwhile, as shown in FIG. 7B, when the coolant flows after the flow direction of the coolant is reversed, the check valve 90 is opened, so that the coolant flows through all of the first coolant path 70 a, the second coolant path 70 b and the third coolant path 70 c. In the third example embodiment, although the check valve is provided at the first pipeline 72 a, the check valve may also be provided at the third pipeline 72 c, by way of example.
  • In the third example embodiment, it is assumed that the focus ring 18 is heated as a result of performing a plasma process in the state shown in FIG. 7A, for example. In this case, the controller 80 is configured to reverse the flow direction of the coolant by the reversing unit 92 as shown in FIG. 7B, so that the coolant can flow in the region (i.e., the first coolant path 70 a) within the lower electrode 12 corresponding to the focus ring 18. Accordingly, it is possible to cool the focus ring 18 by the coolant flowing through the first coolant path 70 a. As a result, a temperature distribution of the wafer W can be uniformed. Furthermore, in accordance with the third example embodiment, since the first coolant path 70 a and the third coolant path 70 c are formed in the regions within the lower electrode 12 corresponding to the focus ring 18, the focus ring 18 can be cooled more rapidly.
  • Fourth Example Embodiment
  • Subsequently, a fourth example embodiment regarding the arrangement of coolant paths will be described. FIG. 8A and FIG. 8B are diagrams illustrating the fourth example embodiment regarding the arrangement of coolant paths. As shown in FIG. 8A and FIG. 8B, in accordance with the fourth example embodiment, a second coolant path 70 b is formed in a spiral shape in a region within the lower electrode 12 corresponding to the focus ring 18. Further, a first coolant path 70 a is also formed in a spiral shape in a region within the lower electrode 12 below the second coolant path 70 b and corresponding to a region where a periphery portion of the wafer W is placed.
  • The coolant cooled in the chiller unit 71 is flown out through the pipeline 72, and then, is flown into the first pipeline 72 a and the second pipeline 72 b which are branched from the pipeline 72. The first pipeline 72 a is connected to one end of the first coolant path 70 a, and the second pipeline 72 b is connected to one end of the second coolant path 70 b. Further, the coolant that has passed through the first coolant path 70 a is flown out through the first pipeline 72 a connected to the other end of the first coolant path 70 a, and the coolant that has passed through the second coolant path 70 b is flown out through the second pipeline 72 b connected to the other end of the second coolant path 70 b. The coolant flown out through the first pipeline 72 a and the second pipeline 72 b flows into the single pipeline 72 and is returned back into the chiller unit 71 via the reversing unit 92. Then, the coolant is cooled again in the chiller unit 71 and flows into and circulates through the inside of the lower electrode 12 again.
  • In accordance with the fourth example embodiment, when the temperature of the periphery portion of the wafer W becomes particularly high, by cooling the periphery portion of the wafer W selectively, a temperature uniformity of the wafer W can be maintained. That is, since the diameter of the wafer W is much larger than the diameter of the electrostatic chuck 40, the periphery portion of the wafer W is protruded from the electrostatic chuck 40. For the reason, when performing a plasma process in the state of FIG. 8A, for example, the temperature of the periphery portion of the wafer W may become higher than the temperature of an inner portion thereof due to heat generated by the plasma process. In this case, the controller 80 is configured to reverse the flow direction of the coolant as shown in FIG. 8B by controlling the reversing unit 92, so that the coolant can flow in the region (i.e., the first coolant path 70 a) within the lower electrode 12 corresponding to a region where the periphery portion of the wafer W is positioned. As a result, the periphery portion of the wafer W can be cooled by the coolant flowing through the first coolant path 70 a, so that the temperature distribution of the wafer W can be uniformed.
  • Fifth Example Embodiment
  • Then, a fifth example embodiment regarding the arrangement of coolant paths will be described. FIG. 9A and FIG. 9B are diagrams illustrating the fifth example embodiment regarding the arrangement of coolant paths. As shown in FIG. 9A and FIG. 9B, in accordance with the fifth example embodiment, a second coolant path 70 b is formed in a spiral shape in a region within the lower electrode 12 corresponding to a region where the wafer W is placed. Further, first coolant paths 70 a are also formed in spiral shapes in regions within the lower electrode 12 corresponding to an intermediate portion (middle region) between a central portion (center region) and a periphery portion (edge region) of the wafer W. The first coolant paths 70 a are respectively formed above and below the second coolant path 70 b.
  • The coolant cooled in the chiller unit 71 is flown out through the pipeline 72, and then, is flown into the first pipeline 72 a and the second pipeline 72 b which are branched from the pipeline 72. The first pipeline 72 a is connected to one end of the first coolant path 70 a, and the second pipeline 72 b is connected to one end of the second coolant path 70 b. Further, the coolant that has passed through the first coolant path 70 a is flown out through the first pipeline 72 a connected to the other end of the first coolant path 70 a, and the coolant that has passed through the second coolant path 70 b is flown out through the second pipeline 72 b connected to the other end of the second coolant path 70 b. The coolant flown out through the first pipeline 72 a and the second pipeline 72 b flows into the single pipeline 72 and is returned back into the chiller unit 71 via the reversing unit 92. Then, the coolant is cooled again in the chiller unit 71 and flows into and circulates through the inside of the lower electrode 12 again.
  • In accordance with the fifth example embodiment, when the temperature of the intermediate portion of the wafer W becomes particularly high, by cooling the intermediate portion of the wafer W selectively, the temperature uniformity of the wafer W can be maintained. That is, depending on the kind of a plasma process, the temperature of the intermediate portion (middle region) of the wafer W may become higher than those of the central portion (center region) and the periphery portion (edge region) of the wafer W. For example, when performing a plasma process in the state of FIG. 9A, the temperature of the intermediate portion of the wafer W may become higher than the temperatures of the central portion and the periphery portion thereof due to heat generated by the plasma process. In this case, the controller 80 is configured to reverse the flow direction of the coolant as shown in FIG. 9B by controlling the reversing unit 92, so that the coolant can flow in the region (i.e., the first coolant path 70 a) with the lower electrode 12 corresponding to a region where the intermediate portion of the wafer W is positioned. As a result, the intermediate portion of the wafer W can be cooled by the coolant flowing through the first coolant path 70 a, so that the temperature distribution of the wafer W can be uniformed.
  • As discussed above, in the plasma processing apparatus 1 and the temperature control method in accordance with the above example embodiments, by setting the simple configuration of providing the check valve 90 at the first pipeline 72 a and reversing the flow direction of the coolant, the temperature of the wafer W can be controlled rapidly. Accordingly, when an optimum temperature condition for the wafer W is required in performing each plasma process, by reversing the flow direction of the coolant by the reversing unit 92 at the switchover timing of the plasma processes, an optimum plasma process can be performed. Further, from the foregoing, it will be appreciated that various embodiments of the present disclosure have been described herein for purposes of illustration, and that various modifications may be made without departing from the scope and spirit of the present disclosure. Accordingly, the various embodiments disclosed herein are not intended to be limiting, with the true scope and spirit being indicated by the following claims.

Claims (7)

We claim:
1. A plasma processing apparatus, comprising:
a processing chamber in which a plasma processing space is formed;
a mounting table provided within the processing chamber and configured to mount thereon a processing target substrate;
a gas supply device configured to introduce a processing gas to be used in plasma reaction into the plasma processing space;
a plasma generating device configured to supply electromagnetic energy to excite the processing gas introduced in the plasma processing space into plasma;
a plurality of coolant paths formed within the mounting table;
a temperature controller configured to control a temperature of a coolant flown and circulated through the plurality of coolant paths;
a check valve provided at a part of the plurality of coolant paths; and
a reversing unit configured to reverse a flow direction of the coolant that flows and circulates through the plurality of coolant paths,
wherein the plurality of coolant paths include a first coolant path and a second coolant path which are formed in a region within the mounting table corresponding to a region where the processing target substrate is placed, and the first coolant path and the second coolant path are arranged separately in a vertical direction.
2. The plasma processing apparatus of claim 1, further comprising:
a controller configured to control the reversing unit to reverse the flow direction of the coolant according to a switchover timing of plasma processes performed in the plasma processing apparatus.
3. The plasma processing apparatus of claim 1,
wherein the first coolant path is formed in a spiral shape in a lower region within the mounting table, and
the second coolant path is formed in a spiral shape in an upper region within the mounting table.
4. The plasma processing apparatus of claim 1, further comprising:
a chiller unit pipeline positioned between the temperature controller and the first and second coolant paths,
an intermediate pipeline positioned between the temperature controller and the reversing unit, and
a reversing unit pipeline positioned between the reversing unit and the first and second coolant paths.
5. The plasma processing apparatus of claim 4,
wherein the chiller unit pipeline is branched into two first pipelines and the two first pipelines are directly connected with the chiller unit pipeline,
the reversing unit pipeline is branched into two second pipelines and the two second pipelines are directly connected with the reversing unit pipeline,
one of the first pipelines and one of the second pipelines are connected with the first coolant path at different circumferential positions,
the other one of the first pipelines and the other one of the second pipelines are connected with the second coolant path at different circumferential positions.
6. The plasma processing apparatus of claim 5,
wherein the check valve is provided at the one of the first pipelines.
7. The plasma processing apparatus of claim 6,
wherein the check valve includes a valve sheet and a plate-shaped valve body provided at the valve sheet,
when the coolant flows in one direction, the plate-shaped valve body of the check valve is configured to stand up by a force of the coolant, so that the one of the first pipelines is closed, and
when the coolant flows in an opposite direction, the plate-shaped valve body of the check valve is configured to fall down by the force of the coolant, so that the one of the first pipelines is opened.
US16/014,482 2012-07-02 2018-06-21 Plasma processing apparatus Abandoned US20180301313A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US16/014,482 US20180301313A1 (en) 2012-07-02 2018-06-21 Plasma processing apparatus

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
JP2012-148500 2012-07-02
JP2012148500A JP5863582B2 (en) 2012-07-02 2012-07-02 Plasma processing apparatus and temperature control method
US201261669166P 2012-07-09 2012-07-09
US13/932,151 US10056223B2 (en) 2012-07-02 2013-07-01 Plasma processing apparatus and temperature control method
US16/014,482 US20180301313A1 (en) 2012-07-02 2018-06-21 Plasma processing apparatus

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US13/932,151 Division US10056223B2 (en) 2012-07-02 2013-07-01 Plasma processing apparatus and temperature control method

Publications (1)

Publication Number Publication Date
US20180301313A1 true US20180301313A1 (en) 2018-10-18

Family

ID=49877615

Family Applications (2)

Application Number Title Priority Date Filing Date
US13/932,151 Active 2033-12-15 US10056223B2 (en) 2012-07-02 2013-07-01 Plasma processing apparatus and temperature control method
US16/014,482 Abandoned US20180301313A1 (en) 2012-07-02 2018-06-21 Plasma processing apparatus

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US13/932,151 Active 2033-12-15 US10056223B2 (en) 2012-07-02 2013-07-01 Plasma processing apparatus and temperature control method

Country Status (2)

Country Link
US (2) US10056223B2 (en)
JP (1) JP5863582B2 (en)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102411194B1 (en) 2014-09-04 2022-06-20 삼성전자주식회사 Electrostatic chuck assemblies capable of bidirectional flow of coolant and semiconductor fabricating apparatus having the same
JP6626753B2 (en) * 2016-03-22 2019-12-25 東京エレクトロン株式会社 Workpiece processing equipment
JP6982394B2 (en) 2017-02-02 2021-12-17 東京エレクトロン株式会社 Work piece processing device and mounting table
JP6723660B2 (en) * 2017-03-24 2020-07-15 住友重機械イオンテクノロジー株式会社 Wafer holding device and wafer attaching/detaching method
JP6832804B2 (en) * 2017-07-20 2021-02-24 東京エレクトロン株式会社 Board mount and board inspection device
JP6918642B2 (en) * 2017-08-25 2021-08-11 東京エレクトロン株式会社 A member having a flow path for a refrigerant, a control method for a member having a flow path for a refrigerant, and a substrate processing device.
KR101987451B1 (en) * 2017-10-18 2019-06-11 세메스 주식회사 Substrate supporting member and substrate processing apparatus including the same
JP2019176030A (en) 2018-03-29 2019-10-10 東京エレクトロン株式会社 Plasma processing apparatus
JP7066479B2 (en) 2018-03-29 2022-05-13 東京エレクトロン株式会社 Plasma processing equipment
BR112020022443A2 (en) * 2018-05-04 2021-02-09 Ubi Ip Holdings artificial promiscuous helper T cell epitopes that facilitate the production of targeted antibodies with limited inflammatory T cell response
JP7221737B2 (en) * 2019-03-04 2023-02-14 日本碍子株式会社 Wafer placement device
JP7270494B2 (en) 2019-07-24 2023-05-10 東京エレクトロン株式会社 temperature controller
JP7330017B2 (en) * 2019-08-22 2023-08-21 東京エレクトロン株式会社 HEAT MEDIUM CIRCUIT SYSTEM AND HEAT MEDIUM CIRCUIT SYSTEM CONTROL METHOD
JP7316179B2 (en) * 2019-10-04 2023-07-27 東京エレクトロン株式会社 SUBSTRATE SUPPORT AND PLASMA PROCESSING APPARATUS
CN113053775B (en) * 2019-12-27 2024-04-09 中微半导体设备(上海)股份有限公司 Wafer temperature controller, wafer temperature controller system, wafer temperature control method and plasma processing device
JP2022016129A (en) * 2020-07-10 2022-01-21 東京エレクトロン株式会社 Mounting table, device for processing substrate, and method for controlling temperature of substrate

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040068997A1 (en) * 2000-11-30 2004-04-15 Takaaki Hirooka Electrode cooler of processing device
US20040168440A1 (en) * 2003-02-27 2004-09-02 Denso Corporation Secondary air supply system
US20040187787A1 (en) * 2003-03-31 2004-09-30 Dawson Keith E. Substrate support having temperature controlled substrate support surface
US20060027169A1 (en) * 2004-08-06 2006-02-09 Tokyo Electron Limited Method and system for substrate temperature profile control
US20060219360A1 (en) * 2005-03-31 2006-10-05 Tokyo Electron Limited Device and method for controlling temperature of a mounting table, a program therefor, and a processing apparatus including same
US20060283549A1 (en) * 2005-06-17 2006-12-21 Tooru Aramaki Plasma processing apparatus and method capable of adjusting temperature within sample table
US20080023448A1 (en) * 2006-07-26 2008-01-31 Takumi Tandou Plasma processing apparatus capable of adjusting temperature of sample stand
US20080023926A1 (en) * 2006-07-25 2008-01-31 Young-Han Kim Chuck assembly and method for controlling a temperature of a chuck
US20080236493A1 (en) * 2007-03-27 2008-10-02 Tokyo Electron Limited Plasma processing apparatus
US20110284505A1 (en) * 2010-05-24 2011-11-24 Lam Research Corporation Apparatus and method for temperature control of a semiconductor substrate support

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61281447A (en) * 1985-06-05 1986-12-11 Hitachi Ltd Ion beam processing device
JPH04301078A (en) * 1991-03-29 1992-10-23 Fujitsu Ltd Cooling method and cooling device for film forming chamber
JP2000092815A (en) * 1998-09-10 2000-03-31 Canon Inc Stage device and aligner using the same
EP1593147B1 (en) * 2003-02-11 2007-05-30 Genus, Inc. Purged heater-susceptor for an ald/cvd reactor
JP4551256B2 (en) * 2005-03-31 2010-09-22 東京エレクトロン株式会社 Mounting table temperature control device, mounting table temperature control method, processing device, and mounting table temperature control program
JP4906425B2 (en) * 2006-07-26 2012-03-28 株式会社日立ハイテクノロジーズ Plasma processing equipment
JP5198226B2 (en) * 2008-11-20 2013-05-15 東京エレクトロン株式会社 Substrate mounting table and substrate processing apparatus

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040068997A1 (en) * 2000-11-30 2004-04-15 Takaaki Hirooka Electrode cooler of processing device
US20040168440A1 (en) * 2003-02-27 2004-09-02 Denso Corporation Secondary air supply system
US20040187787A1 (en) * 2003-03-31 2004-09-30 Dawson Keith E. Substrate support having temperature controlled substrate support surface
US20060027169A1 (en) * 2004-08-06 2006-02-09 Tokyo Electron Limited Method and system for substrate temperature profile control
US20060219360A1 (en) * 2005-03-31 2006-10-05 Tokyo Electron Limited Device and method for controlling temperature of a mounting table, a program therefor, and a processing apparatus including same
US20060283549A1 (en) * 2005-06-17 2006-12-21 Tooru Aramaki Plasma processing apparatus and method capable of adjusting temperature within sample table
US20080023926A1 (en) * 2006-07-25 2008-01-31 Young-Han Kim Chuck assembly and method for controlling a temperature of a chuck
US20080023448A1 (en) * 2006-07-26 2008-01-31 Takumi Tandou Plasma processing apparatus capable of adjusting temperature of sample stand
US20080236493A1 (en) * 2007-03-27 2008-10-02 Tokyo Electron Limited Plasma processing apparatus
US20110284505A1 (en) * 2010-05-24 2011-11-24 Lam Research Corporation Apparatus and method for temperature control of a semiconductor substrate support

Also Published As

Publication number Publication date
JP2014011382A (en) 2014-01-20
JP5863582B2 (en) 2016-02-16
US10056223B2 (en) 2018-08-21
US20140008020A1 (en) 2014-01-09

Similar Documents

Publication Publication Date Title
US20180301313A1 (en) Plasma processing apparatus
US11521886B2 (en) Substrate processing apparatus and substrate support
KR102432446B1 (en) Mounting table and plasma processing apparatus
US9460893B2 (en) Substrate processing apparatus
US10418258B2 (en) Mounting table temperature control device and substrate processing apparatus
US20090078563A1 (en) Plasma Processing Apparatus And Method Capable of Adjusting Temperature Within Sample Table
US20110220288A1 (en) Temperature control system, temperature control method, plasma processing apparatus and computer storage medium
KR20110014104A (en) Plasma processing apparatus and plasma processing method
KR102569911B1 (en) Focus ring and substrate processing apparatus
JP7213927B2 (en) Substrate processing system
US11569073B2 (en) Assembly provided with coolant flow channel, method of controlling assembly provided with coolant flow channel, and substrate processing apparatus
US20210233794A1 (en) Plasma processing apparatus and plasma processing method
US10804082B2 (en) Substrate processing apparatus, and operation method for substrate processing apparatus
TWI824038B (en) Substrate mounting table, substrate processing device, and substrate processing method
US10217616B2 (en) Method of controlling temperature and plasma processing apparatus
US10254774B2 (en) Temperature control method, control apparatus, and plasma processing apparatus
JP2017212051A (en) Plasma processing method
US20190355598A1 (en) Processing apparatus, member, and temperature control method
US20190304815A1 (en) Plasma processing apparatus
US20190237305A1 (en) Method for applying dc voltage and plasma processing apparatus
US20210166958A1 (en) Piping assembly and substrate processing apparatus
JP7204564B2 (en) Plasma processing equipment
US11587820B2 (en) Mounting table, substrate processing apparatus, and control method
WO2020059596A1 (en) Placement table and substrate treating device
KR20150117227A (en) Plasma processing apparatus and plasma processing method

Legal Events

Date Code Title Description
AS Assignment

Owner name: TOKYO ELECTRON LIMITED, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NAGAYAMA, NOBUYUKI;REEL/FRAME:046166/0342

Effective date: 20180606

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: FINAL REJECTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: ADVISORY ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: FINAL REJECTION MAILED

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION