US20180254268A1 - Electrostatic discharge protection device and manufacturing method thereof - Google Patents
Electrostatic discharge protection device and manufacturing method thereof Download PDFInfo
- Publication number
- US20180254268A1 US20180254268A1 US15/445,999 US201715445999A US2018254268A1 US 20180254268 A1 US20180254268 A1 US 20180254268A1 US 201715445999 A US201715445999 A US 201715445999A US 2018254268 A1 US2018254268 A1 US 2018254268A1
- Authority
- US
- United States
- Prior art keywords
- source
- doped region
- region
- drain region
- doped
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000004224 protection Effects 0.000 title claims abstract description 80
- 238000004519 manufacturing process Methods 0.000 title claims description 22
- 239000000758 substrate Substances 0.000 claims abstract description 28
- 230000000295 complement effect Effects 0.000 claims abstract description 27
- 239000004065 semiconductor Substances 0.000 claims abstract description 23
- 238000002955 isolation Methods 0.000 claims description 59
- 238000010586 diagram Methods 0.000 description 12
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 5
- 238000000034 method Methods 0.000 description 5
- 229910052710 silicon Inorganic materials 0.000 description 5
- 239000010703 silicon Substances 0.000 description 5
- 230000001052 transient effect Effects 0.000 description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 238000002513 implantation Methods 0.000 description 2
- 239000012774 insulation material Substances 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000006378 damage Effects 0.000 description 1
- 238000004880 explosion Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 238000002844 melting Methods 0.000 description 1
- 230000008018 melting Effects 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000002070 nanowire Substances 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0266—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using field effect transistors as protective elements
- H01L27/027—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using field effect transistors as protective elements specially adapted to provide an electrical current path other than the field effect induced current path
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0259—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using bipolar transistors as protective elements
- H01L27/0262—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using bipolar transistors as protective elements including a PNP transistor and a NPN transistor, wherein each of said transistors has its base coupled to the collector of the other transistor, e.g. silicon controlled rectifier [SCR] devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
- H01L29/0653—Dielectric regions, e.g. SiO2 regions, air gaps adjoining the input or output region of a field-effect device, e.g. the source or drain region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0692—Surface layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/107—Substrate region of field-effect devices
- H01L29/1075—Substrate region of field-effect devices of field-effect transistors
- H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
- H01L29/1083—Substrate region of field-effect devices of field-effect transistors with insulated gate with an inactive supplementary region, e.g. for preventing punch-through, improving capacity effect or leakage current
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66356—Gated diodes, e.g. field controlled diodes [FCD], static induction thyristors [SITh], field controlled thyristors [FCTh]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/74—Thyristor-type devices, e.g. having four-zone regenerative action
- H01L29/749—Thyristor-type devices, e.g. having four-zone regenerative action with turn-on by field effect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/74—Thyristor-type devices, e.g. having four-zone regenerative action
- H01L29/7436—Lateral thyristors
Definitions
- the present invention relates to an electrostatic discharge (ESD) protection device and a manufacturing method thereof, and more particularly, to an ESD protection device having a MOS structure and a manufacturing method thereof.
- ESD electrostatic discharge
- Chips and/or integrated circuits are the most essential hardware foundation of the modern information field. As products based on ICs become more delicate, they also become more vulnerable to the impacts of the external environment. For example, it is found that electrostatic discharge (ESD) is a constant threat to modern electronics. The result of ESD on unprotected ICs is often destruction, characterized by melting or explosion of apart of the ICs. Therefore, the ESD protection devices are regarded as important components of the protection circuitry provided in electronic devices. Typically, during a normal IC operation, the ESD protection device is turned off.
- ESD electrostatic discharge
- the ESD surges will cause the ESD protection device breakdown and create a substrate current path, through which the ESD current is diverted to ground and thus the core circuit is protected.
- the ESD protection device There are some essential characteristics of the ESD protection device, such as low on resistance, low trigger voltage, and high withstanding voltage, and it is important to figure out effective approaches of improving the characteristics mentioned above for the related field.
- ESD protection device and a manufacturing method thereof.
- MOS metal oxide semiconductor
- SCR silicon control rectifier
- the ESD protection device includes a semiconductor substrate, a well, at least one gate structure, a first source/drain region, a second source/drain region, a first doped region, and a second doped region.
- the well is disposed in the semiconductor substrate.
- the gate structure is disposed on the semiconductor substrate, and the gate structure is disposed on the well.
- the first source/drain region and the second source/drain region are disposed in the well.
- the first source/drain region and the second source/drain are disposed at two opposite sides of the gate structure respectively.
- a conductivity type of the first source/drain region is identical to a conductivity type of the second source/drain region, and a conductivity type of the well is complementary to the conductivity type of the first source/drain region and the conductivity type of the second source/drain region.
- the first doped region is disposed in the first source/drain region, and the second doped region is disposed in the second source/drain region.
- the first doped region is electrically connected with the first source/drain region, and a conductivity type of the first doped region is complementary to the conductivity type of the first source/drain region.
- the second doped region is electrically connected with the second source/drain region, and a conductivity type of the second doped region is complementary to the conductivity type of the second source/drain region.
- a manufacturing method of an ESD protection device is provided in an embodiment of the present invention.
- the manufacturing method includes the following steps.
- a semiconductor substrate is provided.
- a well is formed in the semiconductor substrate.
- At least one gate structure is formed on the semiconductor substrate, and the at least one gate structure is formed on the well.
- a first source/drain region and a second source/drain region are formed in the well.
- the first source/drain region and the second source/drain are formed at two opposite sides of the gate structure respectively.
- a conductivity type of the first source/drain region is identical to a conductivity type of the second source/drain region, and a conductivity type of the well is complementary to the conductivity type of the first source/drain region and the conductivity type of the second source/drain region.
- a first doped region is formed in the well.
- the first source/drain region surrounds the first doped region, and the first doped region is electrically connected with the first source/drain region.
- a conductivity type of the first doped region is complementary to the conductivity type of the first source/drain region.
- a second doped region is formed in the well. The second source/drain region surrounds the second doped region, and the second doped region is electrically connected with the second source/drain region.
- a conductivity type of the second doped region is complementary to the conductivity type of the second source/drain region.
- FIG. 1 is a schematic top view diagram illustrating an electrostatic discharge (ESD) protection device according to a first embodiment of the present invention.
- FIG. 2 is a cross-sectional drawing taken along a line A-A′ in FIG. 1 .
- FIG. 3 is a schematic drawing illustrating a manufacturing method of the ESD protection device according to an embodiment of the present invention.
- FIG. 4 is a schematic drawing illustrating a manufacturing method of the ESD protection device according to another embodiment of the present invention.
- FIG. 5 is a schematic top view diagram illustrating an ESD protection device according to a second embodiment of the present invention.
- FIG. 6 is a cross-sectional drawing taken along a line B-B′ in FIG. 5 .
- FIG. 7 is a schematic diagram illustrating an ESD protection device according to a third embodiment of the present invention.
- FIG. 8 is a schematic diagram illustrating an ESD protection device according to a fourth embodiment of the present invention.
- FIG. 9 is a schematic diagram illustrating an ESD protection device according to a fifth embodiment of the present invention.
- FIG. 10 is a schematic diagram illustrating an ESD protection device according to a sixth embodiment of the present invention.
- FIG. 1 is a schematic top view diagram illustrating an electrostatic discharge (ESD) protection device according to a first embodiment of the present invention.
- FIG. 2 is a cross-sectional drawing taken along a line A-A′ in FIG. 1 .
- an ESD protection device 101 is provided.
- the ESD protection device 101 includes a semiconductor substrate 10 , a well 11 , at least one gate structure 22 , a first source/drain region 31 , a second source/drain region 32 , a first doped region 41 , and a second doped region 42 .
- the semiconductor substrate 10 in this embodiment may include a silicon substrate, an epitaxial silicon substrate, a silicon germanium substrate, a silicon carbide substrate, or a silicon-on-insulator (SOI) substrate, but not limited thereto.
- the well 11 is disposed in the semiconductor substrate 10 .
- the well may include an N-type well or a P-type well.
- the gate structure 22 is disposed on the semiconductor substrate 10 , and the gate structure 22 is disposed on the well 11 .
- the gate structure 22 may include polysilicon, metals, or other appropriate conductive materials.
- a gate dielectric layer 21 may be formed between the gate structure 22 and the well 11 , and the gate dielectric layer 21 may include silicon oxide, high dielectric constant dielectric materials, or other suitable dielectric materials.
- the first source/drain region 31 and the second source/drain region 32 are disposed in the well 11 , and the first source/drain region 31 and the second source/drain 32 are disposed at two opposite sides of the gate structure 22 in a first direction D 1 respectively.
- the first source/drain region 31 and the second source/drain 32 may include doped regions formed in the well 11 .
- a conductivity type of the first source/drain region 31 is identical to a conductivity type of the second source/drain region 32
- a conductivity type of the well 11 is complementary to the conductivity type of the first source/drain region 31 and the conductivity type of the second source/drain region 32 .
- the first source/drain region 31 and the second source/drain region 32 maybe a P-type doped region respectively, and the ESD protection device 101 may be regarded as a PMOS structure, but the present invention is not limited to this.
- the first source/drain region 31 and the second source/drain region 32 may be an N-type doped region respectively
- the well 11 may be a P-type well
- the ESD protection device 101 may be regarded as a NMOS structure.
- the first doped region 41 is disposed in the first source/drain region 31
- the second doped region 42 is disposed in the second source/drain region 32 .
- the first doped region 41 is electrically connected with the first source/drain region 31 , and a conductivity type of the first doped region 41 is complementary to the conductivity type of the first source/drain region 31 .
- the second doped region 42 is electrically connected with the second source/drain region 32 , and a conductivity type of the second doped region 42 is complementary to the conductivity type of the second source/drain region 32 .
- the first doped region 41 and the second doped region 42 may be an N-type doped region respectively when the first source/drain region 31 and the second source/drain region 32 are P-type doped regions, and the first doped region 41 and the second doped region 42 may be a P-type doped region respectively when the first source/drain region 31 and the second source/drain region 32 are N-type doped regions.
- the first source/drain region 31 may surround the first doped region 41 in a horizontal direction, such as the first direction D 1 and a second direction D 2 shown in FIG. 1 and FIG. 2
- the second source/drain region 32 may surround the second doped region 42 in the horizontal direction, but not limited thereto.
- the first source/drain region 31 may directly contact the first doped region 41
- the second source/drain region 32 may directly contact the second doped region 42
- a part of the well 11 may be disposed between the first source/drain region 31 and the second source/drain region 32 in the first direction D 1 and directly contact the first source/drain region 31 and the second source/drain region 32 .
- the first source/drain region 31 and the first doped region 41 may be electrically connected to a terminal, and the second source/drain region 32 and the second doped region 42 are electrically connected to another terminal.
- an electrical potential of the first source/drain region 31 is equal to an electrical potential of the first doped region 41
- an electrical potential of the second source/drain region 32 is equal to an electrical potential of the second doped region 42 .
- the terminals maybe connected to I/O respectively, or one of the terminals may be connected to ground.
- the first source/drain region 31 when the first source/drain region 31 is connected to I/O, the second source/drain region 32 is connected to ground, and a positive ESD transient comes to I/O against ground, an electric current may pass through the first source/drain region 31 , the well 11 , the second source/drain region 32 , and the second doped region 42 sequentially (such as an arrow pointing leftwards in FIG. 2 ).
- the first source/drain region 31 , the well 11 , the second source/drain region 32 , and the second doped region 42 may be regarded as a silicon control rectifier (SCR) configuration embedded in the MOS structure.
- SCR silicon control rectifier
- the ESD protection device 101 may be capable of providing bi-directional ESD protection, but not limited thereto.
- the embedded SCR may be used to reduce on resistance of the ESD protection device 101 and increasing the second breakdown current (I t2 ) of the ESD protection device 101 .
- the ESD protection device 101 may further include a third doped region 51 and a fourth doped region 52 .
- the third doped region 51 and the fourth doped region 52 are disposed in the well 11 .
- the third doped region 51 is disposed under the first doped region 41
- the third doped region 51 is electrically connected with the first doped region 41
- a conductivity type of the third doped region 51 is complementary to the conductivity type of the first doped region 41 .
- the fourth doped region 52 is disposed under the second doped region 42
- the fourth doped region 52 is electrically connected with the second doped region 42
- a conductivity type of the fourth doped region 52 is complementary to the conductivity type of the second doped region 42 .
- the third doped region 51 and the fourth doped region 52 may be a P-type doped region respectively when the first doped region 41 and the second doped region 42 are N-type doped regions, but not limited thereto.
- the third doped region 51 and the fourth doped region 52 may also be an N-type doped region respectively when the first doped region 41 and the second doped region 42 are P-type doped regions.
- the third doped region 51 may directly contact the first doped region 41
- the fourth doped region 52 may directly contact the second doped region 42 .
- the third doped region 51 may be further disposed under the first source/drain region 31 in a vertical direction D 3
- the fourth doped region 52 may be further disposed under the second source/drain region 32 in the vertical direction D 3 .
- the third doped region 51 may directly contact the first source/drain region 31 and the first doped region 41
- the fourth doped region 52 may directly contact the second source/drain region 32 and the second doped region 42 .
- the ESD protection device 101 may include a planar MOS structure, and/or a non-planar MOS structure, such as a fin type field effect transistor (FinFET) or a gate-all-around (GAA) nanowire FET.
- the FinFET mentioned above may include a dual-gate FinFET, a tri-gate FinFET, or an omega FinFET.
- the structure of the ESD protection device in the present invention may be applied with planar MOS design and/or non-planar MOS design.
- the gate structure 22 , the first doped region 41 , and the second doped region 42 may extend in the second direction D 2 respectively, and the second direction D 2 may be orthogonal to the first direction D 1 , but not limited thereto.
- the first doped region 41 may partially overlap the second doped region 42 along the second direction D 2 in a top view of the ESD protection device 101 , but not limited thereto.
- the ESD protection device 101 may include a plurality of the gate structures 22 , a plurality of source/drain regions 30 , a plurality of first type doped regions 40 , and a plurality of second type doped regions 50 .
- the source/drain regions 30 are disposed at two opposite sides of each gate structure 22 respectively.
- the first source/drain region 31 and the second source/drain region 32 mentioned above may be one of the source/drain regions 30 respectively.
- Each of the first type doped regions 40 is disposed in one of the source/drain regions 30 .
- the first doped region 41 and the second doped region 42 mentioned above may be one of the first type doped regions 40 respectively.
- Each of the second type doped regions 50 is disposed under one of the first type doped regions 40 in the vertical direction D 3 .
- the third doped region 51 and the fourth doped region 52 mentioned above may be one of the second type doped regions 50 respectively.
- FIG. 3 is a schematic drawing illustrating a manufacturing method of the ESD protection device 101 according to an embodiment of the present invention
- FIG. 2 may be regarded as a schematic drawing in a step subsequent to FIG. 3 .
- the manufacturing method of the ESD protection device 101 may include but is not limited to the following steps.
- the semiconductor substrate 10 is provided.
- the well 11 is formed in the semiconductor substrate 10 .
- At least one gate structure 22 is formed on the semiconductor substrate 10 , and the at least one gate structure 22 is formed on the well 11 .
- the first source/drain region 31 and the second source/drain region 32 are formed in the well 11 and formed at two opposite sides of the gate structure 22 respectively.
- the conductivity type of the first source/drain region 31 is identical to a conductivity type of the second source/drain region 32 , and a conductivity type of the well 11 is complementary to the conductivity type of the first source/drain region 31 and the conductivity type of the second source/drain region 32 .
- the first doped region 41 is formed in the well 11 .
- the first source/drain region 31 surrounds the first doped region 41 , and the first doped region 41 is electrically connected with the first source/drain region 31 .
- a conductivity type of the first doped region 41 is complementary to the conductivity type of the first source/drain region 31 .
- the second doped region 42 is formed in the well 11 .
- the second source/drain region 32 surrounds the second doped region 42 , and the second doped region 42 is electrically connected with the second source/drain region 32 .
- a conductivity type of the second doped region is complementary to the conductivity type of the second source/drain region 32 .
- the first source/drain region 31 and the second source/drain region 32 may be formed in the well 11 before the step of forming the first doped region and the second doped region.
- the first doped region 41 and the second doped region 42 are formed after the step of forming the first source/drain region 31 and the second source/drain region 32
- the first doped region 41 may be formed in the first source/drain region 31
- the second doped region 42 may be formed in the second source/drain region 32 by processes such as an implantation process performed to the first source/drain region 31 and the second source/drain region 32 , but not limited thereto.
- the third doped region 51 and the fourth doped region 52 are formed in the well 11 , and the third doped region 51 and the fourth doped region 52 may also be formed before the step of forming the first doped region 41 and the second doped region 42 , but not limited thereto.
- FIG. 4 is a schematic drawing illustrating a manufacturing method of the ESD protection device 101 according to another embodiment of the present invention
- FIG. 2 may be regarded as a schematic drawing in a step subsequent to FIG. 4 .
- the first doped region 41 and the second doped region 42 are formed after the step of forming the source/drain regions 30 , the first doped region 41 is formed in a part of the well 11 surrounded by the first source/drain region 31 , and the second doped region 42 is formed in a part of the well 11 surrounded by the second source/drain region 32 .
- a region RG of the well 11 is surrounded by each of the source/drain regions 30 before the step of forming the first doped region 41 and the second doped region 42 .
- a first region RG 1 of the well 11 is surrounded by the first source/drain region 31
- the second region RG 2 of the well 11 is surrounded by the second source/drain region 32 .
- the first doped region 41 may be at least partially formed in the first region RG 1 and the second doped region 42 may be at least partially formed in the second region RG 2 by processes such as an implantation process performed to the first region RG 1 and the second region RG 2 of the well 11 , but not limited thereto.
- FIG. 5 is a schematic top view diagram illustrating an ESD protection device 102 according to a second embodiment of the present invention.
- FIG. 6 is a cross-sectional drawing taken along a line B-B′ in FIG. 5 .
- the difference between the ESD protection device 102 and the ESD protection device in the first embodiment is that the ESD protection device 102 may further include a plurality of isolation structures 60 disposed in the semiconductor substrate 10 .
- Each of the isolation structures 60 surrounds one of the first type doped regions 40 for separating the first type doped regions 40 from the source/drain regions 30 .
- the isolation structures 60 may include a first isolation structure 61 and a second isolation structure 62 .
- the first isolation structure 61 is disposed in the first source/drain region 31 and the well 11
- the second isolation structure 62 is disposed in the second source/drain region 32 and the well 11 .
- an upper part of each of the isolation structures 60 penetrates the corresponding source/drain region 30 in the vertical direction D 3
- a lower part of each of the isolation structures 60 is disposed in the well 11 .
- the first isolation structure 61 surrounds the first doped region 41 in the horizontal direction, and the first doped region 41 is separated from the first source/drain region 31 by the first isolation structure 61 .
- the second isolation structure 62 surrounds the second doped region 42 in the horizontal direction, and the second doped region 42 is separated from the second source/drain region 32 by the second isolation structure 62 . Additionally, the first isolation structure 61 further surrounds the third doped region 51 , and the second isolation structure 62 further surrounds the fourth doped region 52 . Therefore, the third doped region 51 is separated from the first source/drain region 31 by the first isolation structure 61 , and the fourth doped region 52 is separated from the second source/drain region 32 by the second isolation structure 62 . In other words, a bottommost part of each of the isolation structures 60 may be lower than the source/drain regions 30 in the vertical direction D 3 for separating the source/drain regions 30 from the first type doped regions 40 and the second type doped regions 50 .
- the ESD protection device 102 of this embodiment when the first source/drain region 31 is connected to I/O, the second source/drain region 32 is connected to ground, and a positive ESD transient comes to I/O against ground, an electric current may pass through the first source/drain region 31 , the well 11 , the fourth doped region 52 , and the second doped region 42 sequentially (such as an arrow pointing towards the second doped region 42 in FIG. 6 ).
- the first source/drain region 31 , the well 11 , the fourth doped region 52 , and the second doped region 42 may be regarded as a SCR embedded in the MOS structure.
- the second source/drain region 32 When the first source/drain region 31 is connected to I/O, the second source/drain region 32 is connected to ground, and a negative ESD transient comes to I/O against ground, an electric current may pass through the second source/drain region 32 , the well 11 , the third doped region 51 , and the first doped region 41 sequentially (such as an arrow pointing towards the first doped region 41 in FIG. 6 ).
- the second source/drain region 32 , the well 11 , the third doped region 51 , and the first doped region 41 may be regarded as another SCR embedded in the MOS structure.
- the isolation structures 60 may include insulation materials such as silicon oxide, silicon nitride, silicon oxynitride, or other suitable insulation materials.
- the manufacturing method of the isolation structures 60 may be integrated with a manufacturing method of shallow trench isolations (not shown), but not limited thereto.
- FIG. 7 is a schematic diagram illustrating an ESD protection device 103 according to a third embodiment of the present invention.
- the difference between the ESD protection device 103 and the ESD protection device in the first embodiment is that the second type doped regions mentioned in the first embodiment is not disposed in the ESD protection device 103 .
- the first doped region 41 is fully compassed by the first source/drain region 31 except the top surface of the first doped region 41
- the second doped region 42 is fully compassed by the second source/drain region 32 except the top surface of the second doped region 42 .
- first source/drain region 31 is disposed under the first doped region 41 in the vertical direction D 3
- second source/drain region 32 is disposed under the second doped region 42 .
- a bottom surface BS 1 of the first source/drain region 31 is lower than a bottom surface BS 2 of the first doped region 41 in the vertical direction D 3
- a bottom surface BS 3 of the second source/drain region 32 is lower than a bottom surface BS 4 of the second doped region 42 in the vertical direction D 3 .
- FIG. 8 is a schematic diagram illustrating an ESD protection device 104 according to a fourth embodiment of the present invention.
- the difference between the ESD protection device 104 and the ESD protection device in the third embodiment is that the ESD protection device 104 further includes the first isolation structure 61 and the second isolation structure 62 .
- the first isolation structure 61 is disposed in the first source/drain region 31 and the well 11
- the second isolation structure 62 is disposed in the second source/drain region 32 and the well 11 .
- the first isolation structure 61 penetrates the first source/drain region 31 in the vertical direction D 3
- the second isolation structure 62 penetrates the second source/drain region 32 in the vertical direction D 3 .
- the first isolation structure 61 surrounds the first doped region 41 , and a part of the first isolation structure 62 is disposed between the first doped region 41 and the first source/drain region 31 .
- the second isolation structure 62 surrounds the second doped region 42 , and a part of the second isolation structure 62 is disposed between the second doped region 42 and the second source/drain region 32 .
- the first isolation structure 61 may further surround a part of the first source/drain region 31 disposed under the first doped region 41 in the vertical direction D 3
- the second isolation structure 62 may further surround a part of the second source/drain region 32 disposed under the second doped region 42 in the vertical direction D 3 .
- the part of the first source/drain region 31 disposed under the first doped region 41 and surrounded by the first isolation structure 61 may be used as the third doped region in the second embodiment mentioned above, and the part of the second source/drain region 32 disposed under the second doped region 42 and surrounded by the second isolation structure 62 may be used as the fourth doped region in the second embodiment mentioned above.
- FIG. 9 is a schematic diagram illustrating an ESD protection device 105 according to a fifth embodiment of the present invention.
- the difference between the ESD protection device 105 and the ESD protection device in the first embodiment is that the first doped region 41 does not overlap the second doped region 42 along the second direction D 2 .
- two of the first type doped regions 40 disposed adjacent to each other in the first direction D 1 may not overlap each other along the second direction D 2 perpendicular to the first direction D 1 in a top view of the ESD protection device 105 .
- the allocation of the first type doped regions 40 may also be applied to at least some of the embodiments mentioned above.
- FIG. 10 is a schematic diagram illustrating an ESD protection device 106 according to a sixth embodiment of the present invention.
- the difference between the ESD protection device 106 and the ESD protection device in the first embodiment is that the first doped region 41 may fully overlap the second doped region 42 along the second direction D 2 .
- the first type doped regions 40 disposed adjacent to one another in the first direction D 1 may fully overlap one another along the second direction D 2 in a top view of the ESD protection device 106 .
- the allocation of the first type doped regions 40 in this embodiment may also be applied to at least some of the embodiments mentioned above.
- the first type doped regions are formed in the source/drain regions of the MOS structure for forming SCR configurations embedded in the MOS structure.
- the SCRs in the ESD protection device may be used to enhance the ESD protection performance and provide bi-directional ESD protections.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Semiconductor Integrated Circuits (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
An ESD protection device includes a semiconductor substrate, a well, a gate structure, a first source/drain region, a second source/drain region, a first doped region, and a second doped region. The well is disposed in the semiconductor substrate. The gate structure is disposed on the well. The first source/drain region and the second source/drain region are disposed in the well and disposed at two opposite sides of the gate structure respectively. The first doped region is disposed in the first source/drain region. The second doped region is disposed in the second source/drain region. A conductivity type of the first doped region is complementary to that of the first source/drain region. A conductivity type of the second doped region is complementary to that of the second source/drain region. A conductivity type of the well is complementary to that of the first source/drain region and the second source/drain region.
Description
- The present invention relates to an electrostatic discharge (ESD) protection device and a manufacturing method thereof, and more particularly, to an ESD protection device having a MOS structure and a manufacturing method thereof.
- Chips and/or integrated circuits (ICs) are the most essential hardware foundation of the modern information field. As products based on ICs become more delicate, they also become more vulnerable to the impacts of the external environment. For example, it is found that electrostatic discharge (ESD) is a constant threat to modern electronics. The result of ESD on unprotected ICs is often destruction, characterized by melting or explosion of apart of the ICs. Therefore, the ESD protection devices are regarded as important components of the protection circuitry provided in electronic devices. Typically, during a normal IC operation, the ESD protection device is turned off. When an ESD event occurs, the ESD surges will cause the ESD protection device breakdown and create a substrate current path, through which the ESD current is diverted to ground and thus the core circuit is protected. There are some essential characteristics of the ESD protection device, such as low on resistance, low trigger voltage, and high withstanding voltage, and it is important to figure out effective approaches of improving the characteristics mentioned above for the related field.
- It is one of the objectives of the present invention to provide an electrostatic discharge (ESD) protection device and a manufacturing method thereof. In the ESD protection device and the manufacturing method thereof in the present invention, doped regions are formed in a metal oxide semiconductor (MOS) structure for forming silicon control rectifier (SCR) configurations embedded in the MOS structure and the performance of the ESD protection device may be improved accordingly.
- An ESD protection device is provided in an embodiment of the present invention. The ESD protection device includes a semiconductor substrate, a well, at least one gate structure, a first source/drain region, a second source/drain region, a first doped region, and a second doped region. The well is disposed in the semiconductor substrate. The gate structure is disposed on the semiconductor substrate, and the gate structure is disposed on the well. The first source/drain region and the second source/drain region are disposed in the well. The first source/drain region and the second source/drain are disposed at two opposite sides of the gate structure respectively. A conductivity type of the first source/drain region is identical to a conductivity type of the second source/drain region, and a conductivity type of the well is complementary to the conductivity type of the first source/drain region and the conductivity type of the second source/drain region. The first doped region is disposed in the first source/drain region, and the second doped region is disposed in the second source/drain region. The first doped region is electrically connected with the first source/drain region, and a conductivity type of the first doped region is complementary to the conductivity type of the first source/drain region. The second doped region is electrically connected with the second source/drain region, and a conductivity type of the second doped region is complementary to the conductivity type of the second source/drain region.
- A manufacturing method of an ESD protection device is provided in an embodiment of the present invention. The manufacturing method includes the following steps. A semiconductor substrate is provided. A well is formed in the semiconductor substrate. At least one gate structure is formed on the semiconductor substrate, and the at least one gate structure is formed on the well. A first source/drain region and a second source/drain region are formed in the well. The first source/drain region and the second source/drain are formed at two opposite sides of the gate structure respectively. A conductivity type of the first source/drain region is identical to a conductivity type of the second source/drain region, and a conductivity type of the well is complementary to the conductivity type of the first source/drain region and the conductivity type of the second source/drain region. A first doped region is formed in the well. The first source/drain region surrounds the first doped region, and the first doped region is electrically connected with the first source/drain region. A conductivity type of the first doped region is complementary to the conductivity type of the first source/drain region. A second doped region is formed in the well. The second source/drain region surrounds the second doped region, and the second doped region is electrically connected with the second source/drain region. A conductivity type of the second doped region is complementary to the conductivity type of the second source/drain region.
- These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.
-
FIG. 1 is a schematic top view diagram illustrating an electrostatic discharge (ESD) protection device according to a first embodiment of the present invention. -
FIG. 2 is a cross-sectional drawing taken along a line A-A′ inFIG. 1 . -
FIG. 3 is a schematic drawing illustrating a manufacturing method of the ESD protection device according to an embodiment of the present invention. -
FIG. 4 is a schematic drawing illustrating a manufacturing method of the ESD protection device according to another embodiment of the present invention. -
FIG. 5 is a schematic top view diagram illustrating an ESD protection device according to a second embodiment of the present invention. -
FIG. 6 is a cross-sectional drawing taken along a line B-B′ inFIG. 5 . -
FIG. 7 is a schematic diagram illustrating an ESD protection device according to a third embodiment of the present invention. -
FIG. 8 is a schematic diagram illustrating an ESD protection device according to a fourth embodiment of the present invention. -
FIG. 9 is a schematic diagram illustrating an ESD protection device according to a fifth embodiment of the present invention. -
FIG. 10 is a schematic diagram illustrating an ESD protection device according to a sixth embodiment of the present invention. - Please refer to
FIG. 1 andFIG. 2 .FIG. 1 is a schematic top view diagram illustrating an electrostatic discharge (ESD) protection device according to a first embodiment of the present invention.FIG. 2 is a cross-sectional drawing taken along a line A-A′ inFIG. 1 . As shown inFIG. 1 andFIG. 2 , anESD protection device 101 is provided. TheESD protection device 101 includes asemiconductor substrate 10, a well 11, at least onegate structure 22, a first source/drain region 31, a second source/drain region 32, a firstdoped region 41, and a seconddoped region 42. Thesemiconductor substrate 10 in this embodiment may include a silicon substrate, an epitaxial silicon substrate, a silicon germanium substrate, a silicon carbide substrate, or a silicon-on-insulator (SOI) substrate, but not limited thereto. Thewell 11 is disposed in thesemiconductor substrate 10. The well may include an N-type well or a P-type well. Thegate structure 22 is disposed on thesemiconductor substrate 10, and thegate structure 22 is disposed on thewell 11. Thegate structure 22 may include polysilicon, metals, or other appropriate conductive materials. A gatedielectric layer 21 may be formed between thegate structure 22 and thewell 11, and the gatedielectric layer 21 may include silicon oxide, high dielectric constant dielectric materials, or other suitable dielectric materials. The first source/drain region 31 and the second source/drain region 32 are disposed in thewell 11, and the first source/drain region 31 and the second source/drain 32 are disposed at two opposite sides of thegate structure 22 in a first direction D1 respectively. The first source/drain region 31 and the second source/drain 32 may include doped regions formed in thewell 11. A conductivity type of the first source/drain region 31 is identical to a conductivity type of the second source/drain region 32, and a conductivity type of the well 11 is complementary to the conductivity type of the first source/drain region 31 and the conductivity type of the second source/drain region 32. For example, when the well 11 is an N-type well, the first source/drain region 31 and the second source/drain region 32 maybe a P-type doped region respectively, and theESD protection device 101 may be regarded as a PMOS structure, but the present invention is not limited to this. In some embodiments, the first source/drain region 31 and the second source/drain region 32 may be an N-type doped region respectively, the well 11 may be a P-type well, and theESD protection device 101 may be regarded as a NMOS structure. The firstdoped region 41 is disposed in the first source/drain region 31, and the seconddoped region 42 is disposed in the second source/drain region 32. The firstdoped region 41 is electrically connected with the first source/drain region 31, and a conductivity type of the firstdoped region 41 is complementary to the conductivity type of the first source/drain region 31. The seconddoped region 42 is electrically connected with the second source/drain region 32, and a conductivity type of the seconddoped region 42 is complementary to the conductivity type of the second source/drain region 32. For example, the firstdoped region 41 and the seconddoped region 42 may be an N-type doped region respectively when the first source/drain region 31 and the second source/drain region 32 are P-type doped regions, and the firstdoped region 41 and the seconddoped region 42 may be a P-type doped region respectively when the first source/drain region 31 and the second source/drain region 32 are N-type doped regions. - In some embodiment, the first source/
drain region 31 may surround the firstdoped region 41 in a horizontal direction, such as the first direction D1 and a second direction D2 shown inFIG. 1 andFIG. 2 , and the second source/drain region 32 may surround the seconddoped region 42 in the horizontal direction, but not limited thereto. In some embodiments, the first source/drain region 31 may directly contact the firstdoped region 41, the second source/drain region 32 may directly contact the seconddoped region 42, and a part of the well 11 may be disposed between the first source/drain region 31 and the second source/drain region 32 in the first direction D1 and directly contact the first source/drain region 31 and the second source/drain region 32. In some embodiments, the first source/drain region 31 and the firstdoped region 41 may be electrically connected to a terminal, and the second source/drain region 32 and the seconddoped region 42 are electrically connected to another terminal. In other words, an electrical potential of the first source/drain region 31 is equal to an electrical potential of the firstdoped region 41, and an electrical potential of the second source/drain region 32 is equal to an electrical potential of the seconddoped region 42. The terminals maybe connected to I/O respectively, or one of the terminals may be connected to ground. For example, when the first source/drain region 31 is connected to I/O, the second source/drain region 32 is connected to ground, and a positive ESD transient comes to I/O against ground, an electric current may pass through the first source/drain region 31, the well 11, the second source/drain region 32, and the seconddoped region 42 sequentially (such as an arrow pointing leftwards inFIG. 2 ). The first source/drain region 31, the well 11, the second source/drain region 32, and the seconddoped region 42 may be regarded as a silicon control rectifier (SCR) configuration embedded in the MOS structure. When the first source/drain region 31 is connected to I/O, the second source/drain region 32 is connected to ground, and a negative ESD transient comes to I/O against ground, an electric current may pass through the second source/drain region 32, the well 11, the first source/drain region 31, and the firstdoped region 41 sequentially (such as an arrow pointing rightwards inFIG. 2 ). The second source/drain region 32, the well 11, the first source/drain region 31, and the firstdoped region 41 may be regarded as another SCR configuration embedded in the MOS structure. Accordingly, theESD protection device 101 may be capable of providing bi-directional ESD protection, but not limited thereto. The embedded SCR may be used to reduce on resistance of theESD protection device 101 and increasing the second breakdown current (It2) of theESD protection device 101. - In addition, the
ESD protection device 101 may further include a thirddoped region 51 and a fourthdoped region 52. The thirddoped region 51 and the fourthdoped region 52 are disposed in thewell 11. The thirddoped region 51 is disposed under the firstdoped region 41, the thirddoped region 51 is electrically connected with the firstdoped region 41, and a conductivity type of the thirddoped region 51 is complementary to the conductivity type of the firstdoped region 41. The fourthdoped region 52 is disposed under the seconddoped region 42, the fourthdoped region 52 is electrically connected with the seconddoped region 42, and a conductivity type of the fourthdoped region 52 is complementary to the conductivity type of the seconddoped region 42. For example, the thirddoped region 51 and the fourthdoped region 52 may be a P-type doped region respectively when the firstdoped region 41 and the seconddoped region 42 are N-type doped regions, but not limited thereto. In some embodiments, the thirddoped region 51 and the fourthdoped region 52 may also be an N-type doped region respectively when the firstdoped region 41 and the seconddoped region 42 are P-type doped regions. The thirddoped region 51 may directly contact the firstdoped region 41, and the fourthdoped region 52 may directly contact the seconddoped region 42. In some embodiments, the thirddoped region 51 may be further disposed under the first source/drain region 31 in a vertical direction D3, and the fourthdoped region 52 may be further disposed under the second source/drain region 32 in the vertical direction D3. The thirddoped region 51 may directly contact the first source/drain region 31 and the firstdoped region 41, and the fourthdoped region 52 may directly contact the second source/drain region 32 and the seconddoped region 42. In other words, the firstdoped region 41 may be fully compassed by the first source/drain region 31 and the thirddoped region 51 except the top surface of the firstdoped region 41, and the seconddoped region 42 may be fully compassed by the second source/drain region 32 and the fourthdoped region 52 except the top surface of the seconddoped region 42. In some embodiments, theESD protection device 101 may include a planar MOS structure, and/or a non-planar MOS structure, such as a fin type field effect transistor (FinFET) or a gate-all-around (GAA) nanowire FET. The FinFET mentioned above may include a dual-gate FinFET, a tri-gate FinFET, or an omega FinFET. In other words, the structure of the ESD protection device in the present invention may be applied with planar MOS design and/or non-planar MOS design. - As shown in
FIG. 1 andFIG. 2 , in some embodiments, thegate structure 22, the firstdoped region 41, and the seconddoped region 42 may extend in the second direction D2 respectively, and the second direction D2 may be orthogonal to the first direction D1, but not limited thereto. The firstdoped region 41 may partially overlap the seconddoped region 42 along the second direction D2 in a top view of theESD protection device 101, but not limited thereto. In some embodiments, theESD protection device 101 may include a plurality of thegate structures 22, a plurality of source/drain regions 30, a plurality of first type dopedregions 40, and a plurality of second type dopedregions 50. The source/drain regions 30 are disposed at two opposite sides of eachgate structure 22 respectively. The first source/drain region 31 and the second source/drain region 32 mentioned above may be one of the source/drain regions 30 respectively. Each of the first type dopedregions 40 is disposed in one of the source/drain regions 30. The firstdoped region 41 and the seconddoped region 42 mentioned above may be one of the first type dopedregions 40 respectively. Each of the second type dopedregions 50 is disposed under one of the first type dopedregions 40 in the vertical direction D3. The thirddoped region 51 and the fourthdoped region 52 mentioned above may be one of the second type dopedregions 50 respectively. - Please refer to
FIGS. 1-3 .FIG. 3 is a schematic drawing illustrating a manufacturing method of theESD protection device 101 according to an embodiment of the present invention, andFIG. 2 may be regarded as a schematic drawing in a step subsequent toFIG. 3 . As shown inFIGS. 1-3 , the manufacturing method of theESD protection device 101 may include but is not limited to the following steps. Thesemiconductor substrate 10 is provided. The well 11 is formed in thesemiconductor substrate 10. At least onegate structure 22 is formed on thesemiconductor substrate 10, and the at least onegate structure 22 is formed on thewell 11. The first source/drain region 31 and the second source/drain region 32 are formed in the well 11 and formed at two opposite sides of thegate structure 22 respectively. The conductivity type of the first source/drain region 31 is identical to a conductivity type of the second source/drain region 32, and a conductivity type of the well 11 is complementary to the conductivity type of the first source/drain region 31 and the conductivity type of the second source/drain region 32. The firstdoped region 41 is formed in thewell 11. The first source/drain region 31 surrounds the firstdoped region 41, and the firstdoped region 41 is electrically connected with the first source/drain region 31. A conductivity type of the firstdoped region 41 is complementary to the conductivity type of the first source/drain region 31. The seconddoped region 42 is formed in thewell 11. The second source/drain region 32 surrounds the seconddoped region 42, and the seconddoped region 42 is electrically connected with the second source/drain region 32. A conductivity type of the second doped region is complementary to the conductivity type of the second source/drain region 32. - As shown in
FIG. 3 , the first source/drain region 31 and the second source/drain region 32 may be formed in the well 11 before the step of forming the first doped region and the second doped region. In other words, as shown inFIG. 3 andFIG. 2 , the firstdoped region 41 and the seconddoped region 42 are formed after the step of forming the first source/drain region 31 and the second source/drain region 32, the firstdoped region 41 may be formed in the first source/drain region 31, and the seconddoped region 42 may be formed in the second source/drain region 32 by processes such as an implantation process performed to the first source/drain region 31 and the second source/drain region 32, but not limited thereto. In addition, the thirddoped region 51 and the fourthdoped region 52 are formed in the well 11, and the thirddoped region 51 and the fourthdoped region 52 may also be formed before the step of forming the firstdoped region 41 and the seconddoped region 42, but not limited thereto. - Please refer to
FIG. 1 ,FIG. 2 , andFIG. 4 .FIG. 4 is a schematic drawing illustrating a manufacturing method of theESD protection device 101 according to another embodiment of the present invention, andFIG. 2 may be regarded as a schematic drawing in a step subsequent toFIG. 4 . As shown inFIG. 1 ,FIG. 2 , andFIG. 4 , in some embodiment, the firstdoped region 41 and the seconddoped region 42 are formed after the step of forming the source/drain regions 30, the firstdoped region 41 is formed in a part of the well 11 surrounded by the first source/drain region 31, and the seconddoped region 42 is formed in a part of the well 11 surrounded by the second source/drain region 32. In other words, a region RG of the well 11 is surrounded by each of the source/drain regions 30 before the step of forming the firstdoped region 41 and the seconddoped region 42. For example, a first region RG1 of the well 11 is surrounded by the first source/drain region 31, and the second region RG2 of the well 11 is surrounded by the second source/drain region 32. The firstdoped region 41 may be at least partially formed in the first region RG1 and the seconddoped region 42 may be at least partially formed in the second region RG2 by processes such as an implantation process performed to the first region RG1 and the second region RG2 of the well 11, but not limited thereto. - The following description will detail the different embodiments of the present invention. To simplify the description, identical components in each of the following embodiments are marked with identical symbols. For making it easier to understand the differences between the embodiments, the following description will detail the dissimilarities among different embodiments and the identical features will not be redundantly described.
- Please refer to
FIG. 5 andFIG. 6 .FIG. 5 is a schematic top view diagram illustrating anESD protection device 102 according to a second embodiment of the present invention.FIG. 6 is a cross-sectional drawing taken along a line B-B′ inFIG. 5 . As shown inFIG. 5 andFIG. 6 , the difference between theESD protection device 102 and the ESD protection device in the first embodiment is that theESD protection device 102 may further include a plurality ofisolation structures 60 disposed in thesemiconductor substrate 10. Each of theisolation structures 60 surrounds one of the first type dopedregions 40 for separating the first type dopedregions 40 from the source/drain regions 30. For example, theisolation structures 60 may include afirst isolation structure 61 and asecond isolation structure 62. Thefirst isolation structure 61 is disposed in the first source/drain region 31 and the well 11, and thesecond isolation structure 62 is disposed in the second source/drain region 32 and the well 11. In other words, an upper part of each of theisolation structures 60 penetrates the corresponding source/drain region 30 in the vertical direction D3, and a lower part of each of theisolation structures 60 is disposed in thewell 11. In some embodiments, thefirst isolation structure 61 surrounds the firstdoped region 41 in the horizontal direction, and the firstdoped region 41 is separated from the first source/drain region 31 by thefirst isolation structure 61. Thesecond isolation structure 62 surrounds the seconddoped region 42 in the horizontal direction, and the seconddoped region 42 is separated from the second source/drain region 32 by thesecond isolation structure 62. Additionally, thefirst isolation structure 61 further surrounds the thirddoped region 51, and thesecond isolation structure 62 further surrounds the fourthdoped region 52. Therefore, the thirddoped region 51 is separated from the first source/drain region 31 by thefirst isolation structure 61, and the fourthdoped region 52 is separated from the second source/drain region 32 by thesecond isolation structure 62. In other words, a bottommost part of each of theisolation structures 60 may be lower than the source/drain regions 30 in the vertical direction D3 for separating the source/drain regions 30 from the first type dopedregions 40 and the second type dopedregions 50. - In the
ESD protection device 102 of this embodiment, when the first source/drain region 31 is connected to I/O, the second source/drain region 32 is connected to ground, and a positive ESD transient comes to I/O against ground, an electric current may pass through the first source/drain region 31, the well 11, the fourthdoped region 52, and the seconddoped region 42 sequentially (such as an arrow pointing towards the seconddoped region 42 inFIG. 6 ). The first source/drain region 31, the well 11, the fourthdoped region 52, and the seconddoped region 42 may be regarded as a SCR embedded in the MOS structure. When the first source/drain region 31 is connected to I/O, the second source/drain region 32 is connected to ground, and a negative ESD transient comes to I/O against ground, an electric current may pass through the second source/drain region 32, the well 11, the thirddoped region 51, and the firstdoped region 41 sequentially (such as an arrow pointing towards the firstdoped region 41 inFIG. 6 ). The second source/drain region 32, the well 11, the thirddoped region 51, and the firstdoped region 41 may be regarded as another SCR embedded in the MOS structure. By forming thefirst isolation structure 61 in the first source/drain region 31 and the well 11 and forming thesecond isolation structure 62 in the second source/drain region 32 and the well 11, the source/drain regions 30 will not be directly contact the corresponding first type dopedregions 40, and the interferences between the source/drain regions 30 and the corresponding first type dopedregions 40 may be reduced. The trigger voltage of theESD protection device 102 may be lowered and the turn-on speed of theESD protection device 102 may be enhanced accordingly. Additionally, theisolation structures 60 may include insulation materials such as silicon oxide, silicon nitride, silicon oxynitride, or other suitable insulation materials. The manufacturing method of theisolation structures 60 may be integrated with a manufacturing method of shallow trench isolations (not shown), but not limited thereto. - Please refer to
FIG. 7 .FIG. 7 is a schematic diagram illustrating anESD protection device 103 according to a third embodiment of the present invention. As shown inFIG. 7 , the difference between theESD protection device 103 and the ESD protection device in the first embodiment is that the second type doped regions mentioned in the first embodiment is not disposed in theESD protection device 103. In this embodiment, the firstdoped region 41 is fully compassed by the first source/drain region 31 except the top surface of the firstdoped region 41, and the seconddoped region 42 is fully compassed by the second source/drain region 32 except the top surface of the seconddoped region 42. Apart of the first source/drain region 31 is disposed under the firstdoped region 41 in the vertical direction D3, and a part of the second source/drain region 32 is disposed under the seconddoped region 42. In other words, a bottom surface BS1 of the first source/drain region 31 is lower than a bottom surface BS2 of the firstdoped region 41 in the vertical direction D3, and a bottom surface BS3 of the second source/drain region 32 is lower than a bottom surface BS4 of the seconddoped region 42 in the vertical direction D3. - Please refer to
FIG. 8 .FIG. 8 is a schematic diagram illustrating anESD protection device 104 according to a fourth embodiment of the present invention. As shown inFIG. 8 , the difference between theESD protection device 104 and the ESD protection device in the third embodiment is that theESD protection device 104 further includes thefirst isolation structure 61 and thesecond isolation structure 62. Thefirst isolation structure 61 is disposed in the first source/drain region 31 and the well 11, and thesecond isolation structure 62 is disposed in the second source/drain region 32 and the well 11. Thefirst isolation structure 61 penetrates the first source/drain region 31 in the vertical direction D3, and thesecond isolation structure 62 penetrates the second source/drain region 32 in the vertical direction D3. Thefirst isolation structure 61 surrounds the firstdoped region 41, and a part of thefirst isolation structure 62 is disposed between the firstdoped region 41 and the first source/drain region 31. Thesecond isolation structure 62 surrounds the seconddoped region 42, and a part of thesecond isolation structure 62 is disposed between the seconddoped region 42 and the second source/drain region 32. In some embodiments, thefirst isolation structure 61 may further surround a part of the first source/drain region 31 disposed under the firstdoped region 41 in the vertical direction D3, and thesecond isolation structure 62 may further surround a part of the second source/drain region 32 disposed under the seconddoped region 42 in the vertical direction D3. The part of the first source/drain region 31 disposed under the firstdoped region 41 and surrounded by thefirst isolation structure 61 may be used as the third doped region in the second embodiment mentioned above, and the part of the second source/drain region 32 disposed under the seconddoped region 42 and surrounded by thesecond isolation structure 62 may be used as the fourth doped region in the second embodiment mentioned above. - Please refer to
FIG. 9 .FIG. 9 is a schematic diagram illustrating anESD protection device 105 according to a fifth embodiment of the present invention. As shown inFIG. 9 , the difference between theESD protection device 105 and the ESD protection device in the first embodiment is that the firstdoped region 41 does not overlap the seconddoped region 42 along the second direction D2. In other words, two of the first type dopedregions 40 disposed adjacent to each other in the first direction D1 may not overlap each other along the second direction D2 perpendicular to the first direction D1 in a top view of theESD protection device 105. The allocation of the first type dopedregions 40 may also be applied to at least some of the embodiments mentioned above. - Please refer to
FIG. 10 .FIG. 10 is a schematic diagram illustrating anESD protection device 106 according to a sixth embodiment of the present invention. As shown inFIG. 10 , the difference between theESD protection device 106 and the ESD protection device in the first embodiment is that the firstdoped region 41 may fully overlap the seconddoped region 42 along the second direction D2. In other words, the first type dopedregions 40 disposed adjacent to one another in the first direction D1 may fully overlap one another along the second direction D2 in a top view of theESD protection device 106. Additionally, the allocation of the first type dopedregions 40 in this embodiment may also be applied to at least some of the embodiments mentioned above. - To summarize the above descriptions, in the ESD protection device and the manufacturing method thereof in the present invention, the first type doped regions are formed in the source/drain regions of the MOS structure for forming SCR configurations embedded in the MOS structure. The SCRs in the ESD protection device may be used to enhance the ESD protection performance and provide bi-directional ESD protections.
- Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.
Claims (20)
1. An electrostatic discharge (ESD) protection device, comprising:
a semiconductor substrate;
a well disposed in the semiconductor substrate;
at least one gate structure disposed on the semiconductor substrate, wherein the at least one gate structure is disposed on the well;
a first source/drain region and a second source/drain region disposed in the well, wherein the first source/drain region and the second source/drain are disposed at two opposite sides of the gate structure respectively, a conductivity type of the first source/drain region is identical to a conductivity type of the second source/drain region, and a conductivity type of the well is complementary to the conductivity type of the first source/drain region and the conductivity type of the second source/drain region;
a first doped region disposed in the first source/drain region, wherein the first doped region is electrically connected with the first source/drain region, and a conductivity type of the first doped region is complementary to the conductivity type of the first source/drain region; and
a second doped region disposed in the second source/drain region, wherein the second doped region is electrically connected with the second source/drain region, and a conductivity type of the second doped region is complementary to the conductivity type of the second source/drain region, wherein the first source/drain region completely surrounds the first doped region, and the second source/drain region completely surrounds the second doped region.
2. (canceled)
3. The ESD protection device of claim 1 , wherein the first source/drain region directly contacts the first doped region, and the second source/drain region directly contacts the second doped region.
4. The ESD protection device of claim 1 , further comprising:
a third doped region disposed in the well, wherein the third doped region is disposed under the first doped region, the third doped region is electrically connected with the first doped region, and a conductivity type of the third doped region is complementary to the conductivity type of the first doped region; and
a fourth doped region disposed in the well, wherein the fourth doped region is disposed under the second doped region, the fourth doped region is electrically connected with the second doped region, and a conductivity type of the fourth doped region is complementary to the conductivity type of the second doped region.
5. The ESD protection device of claim 4 , wherein the third doped region directly contacts the first doped region, and the fourth doped region directly contacts the second doped region.
6. The ESD protection device of claim 4 , wherein the third doped region is further disposed under the first source/drain region, and the fourth doped region is further disposed under the second source/drain region, wherein the third doped region directly contacts the first source/drain region and the first doped region, and the fourth doped region directly contacts the second source/drain region and the second doped region.
7. The ESD protection device of claim 4 , further comprising:
a first isolation structure disposed in the first source/drain region and the well, wherein the first isolation structure surrounds the first doped region, and the first doped region is separated from the first source/drain region by the first isolation structure; and
a second isolation structure disposed in the second source/drain region and the well, wherein the second isolation structure surrounds the second doped region, and the second doped region is separated from the second source/drain region by the second isolation structure.
8. The ESD protection device of claim 7 , wherein the first isolation structure further surrounds the third doped region, and the second isolation structure further surrounds the fourth doped region.
9. The ESD protection device of claim 1 , wherein the first doped region is fully compassed by the first source/drain region, and the second doped region is fully compassed by the second source/drain region.
10. The ESD protection device of claim 9 , wherein a part of the first source/drain region is disposed under the first doped region, and a part of the second source/drain region is disposed under the second doped region.
11. The ESD protection device of claim 9 , further comprising:
a first isolation structure disposed in the first source/drain region and the well, wherein the first isolation structure surrounds the first doped region, and a part of the first isolation structure is disposed between the first doped region and the first source/drain region; and
a second isolation structure disposed in the second source/drain region and the well, wherein the second isolation structure surrounds the second doped region, and a part of the second isolation structure is disposed between the second doped region and the second source/drain region.
12. The ESD protection device of claim 11 , wherein the first isolation structure further surrounds a part of the first source/drain region disposed under the first doped region, and the second isolation structure further surrounds a part of the second source/drain region disposed under the second doped region.
13. The ESD protection device of claim 1 , wherein an electrical potential of the first source/drain region is equal to an electrical potential of the first doped region, and an electrical potential of the second source/drain region is equal to an electrical potential of the second doped region.
14. A manufacturing method of an electrostatic discharge (ESD) protection device, comprising:
providing a semiconductor substrate;
forming a well in the semiconductor substrate;
forming at least one gate structure on the semiconductor substrate, wherein the at least one gate structure is formed on the well;
forming a first source/drain region and a second source/drain region in the well, wherein the first source/drain region and the second source/drain are formed at two opposite sides of the gate structure respectively, a conductivity type of the first source/drain region is identical to a conductivity type of the second source/drain region, and a conductivity type of the well is complementary to the conductivity type of the first source/drain region and the conductivity type of the second source/drain region;
forming a first doped region in the well, wherein the first source/drain region surrounds the first doped region, the first doped region is electrically connected with the first source/drain region, and a conductivity type of the first doped region is complementary to the conductivity type of the first source/drain region; and
forming a second doped region in the well, wherein the second source/drain region surrounds the second doped region, the second doped region is electrically connected with the second source/drain region, and a conductivity type of the second doped region is complementary to the conductivity type of the second source/drain region.
15. The manufacturing method of claim 14 , wherein the first doped region and the second doped region are formed after the step of forming the first source/drain region and the second source/drain region.
16. The manufacturing method of claim 15 , wherein the first doped region is formed in the first source/drain region, and the second doped region is formed in the second source/drain region.
17. The manufacturing method of claim 15 , wherein the first doped region is formed in a part of the well surrounded by the first source/drain region, and the second doped region is formed in a part of the well surrounded by the second source/drain region.
18. The manufacturing method of claim 14 , further comprising:
forming a third doped region in the well, wherein the third doped region is formed under the first doped region, the third doped region directly contacts the first doped region and a conductivity type of the third doped region is complementary to the conductivity type of the first doped region; and
forming a fourth doped region in the well, wherein the fourth doped region is formed under the second doped region, the fourth doped region directly contacts the second doped region, and a conductivity type of the fourth doped region is complementary to the conductivity type of the second doped region.
19. The manufacturing method of claim 14 , further comprising:
forming a first isolation structure in the first source/drain region and the well, wherein the first isolation structure surrounds the first doped region; and
forming a second isolation structure in the second source/drain region and the well, wherein the second isolation structure surrounds the second doped region.
20. The manufacturing method of claim 19 , wherein the first doped region is separated from the first source/drain region by the first isolation structure, and the second doped region is separated from the second source/drain region by the second isolation structure.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/445,999 US10068896B1 (en) | 2017-03-01 | 2017-03-01 | Electrostatic discharge protection device and manufacturing method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/445,999 US10068896B1 (en) | 2017-03-01 | 2017-03-01 | Electrostatic discharge protection device and manufacturing method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
US10068896B1 US10068896B1 (en) | 2018-09-04 |
US20180254268A1 true US20180254268A1 (en) | 2018-09-06 |
Family
ID=63295248
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/445,999 Active US10068896B1 (en) | 2017-03-01 | 2017-03-01 | Electrostatic discharge protection device and manufacturing method thereof |
Country Status (1)
Country | Link |
---|---|
US (1) | US10068896B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP4187602A1 (en) * | 2021-11-29 | 2023-05-31 | Nexperia B.V. | A semiconductor device and a method of manufacture |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5427964A (en) * | 1994-04-04 | 1995-06-27 | Motorola, Inc. | Insulated gate field effect transistor and method for fabricating |
TW201115718A (en) * | 2009-10-23 | 2011-05-01 | Princeton Technology Corp | Electrostatic discharge protection device |
TWI453913B (en) * | 2010-12-02 | 2014-09-21 | Sinopower Semiconductor Inc | Depletion mode semiconductor device with trench gate |
-
2017
- 2017-03-01 US US15/445,999 patent/US10068896B1/en active Active
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP4187602A1 (en) * | 2021-11-29 | 2023-05-31 | Nexperia B.V. | A semiconductor device and a method of manufacture |
Also Published As
Publication number | Publication date |
---|---|
US10068896B1 (en) | 2018-09-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR101617958B1 (en) | Vertical nanowire transistor for input/output structure | |
KR101352685B1 (en) | Vertical bjt and scr for esd | |
US9825021B2 (en) | Semiconductor device for electrostatic discharge protection | |
JP2010016177A (en) | Electrostatic discharge protection element | |
TWI779133B (en) | High-voltage semiconductor device structures and semiconductor device structures | |
US8643111B1 (en) | Electrostatic discharge (ESD) protection device | |
EP3252814B1 (en) | Esd protection device and method | |
TW201342568A (en) | ESD protection circuit | |
US9196719B2 (en) | ESD protection circuit | |
US8723263B2 (en) | Electrostatic discharge protection device | |
US7821082B1 (en) | Method for increasing breaking down voltage of lateral diffused metal oxide semiconductor transistor | |
US9716087B1 (en) | Semiconductor electrostatic discharge protection circuit, ESD protection semiconductor device, and layout structure of ESD protection semiconductor device | |
US10068896B1 (en) | Electrostatic discharge protection device and manufacturing method thereof | |
US9553188B1 (en) | High-voltage semiconductor device with finger-shaped insulation structure | |
TWI478345B (en) | Semiconductorstructure and method for forming the same | |
CN108352325B (en) | Field effect transistor and semiconductor device | |
TWI538160B (en) | Electrostatic discharge protection device and applications thereof | |
US10978442B2 (en) | Electrostatic discharge (ESD) protection device and forming method thereof | |
US9659921B2 (en) | Power switch device | |
TWI743981B (en) | Bidirectional electrostatic discharge (esd) protection device | |
JP2023042501A (en) | Semiconductor device, protection circuit and manufacturing method of semiconductor device | |
TWI536534B (en) | Electrostatic discharge protection device | |
CN104347702A (en) | Semiconductor device and manufacturing method thereof | |
CN103325816A (en) | High-voltage semiconductor component |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: UNITED MICROELECTRONICS CORP., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YEN, SHIH-CHE;LAI, PO-YA;TANG, TIEN-HAO;AND OTHERS;REEL/FRAME:041587/0842 Effective date: 20170306 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |