US20180174626A1 - Signal quality detection circuit for generating signal quality detection result according to two-dimensional nominal sampling point pattern and associated signal quality detection method - Google Patents
Signal quality detection circuit for generating signal quality detection result according to two-dimensional nominal sampling point pattern and associated signal quality detection method Download PDFInfo
- Publication number
- US20180174626A1 US20180174626A1 US15/387,602 US201615387602A US2018174626A1 US 20180174626 A1 US20180174626 A1 US 20180174626A1 US 201615387602 A US201615387602 A US 201615387602A US 2018174626 A1 US2018174626 A1 US 2018174626A1
- Authority
- US
- United States
- Prior art keywords
- signal quality
- quality detection
- sampling
- nominal
- sampling points
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000005070 sampling Methods 0.000 title claims abstract description 235
- 238000001514 detection method Methods 0.000 title claims abstract description 113
- 239000000523 sample Substances 0.000 description 24
- 238000010586 diagram Methods 0.000 description 18
- 238000013461 design Methods 0.000 description 13
- 238000012360 testing method Methods 0.000 description 8
- 102100040862 Dual specificity protein kinase CLK1 Human genes 0.000 description 7
- 102100040844 Dual specificity protein kinase CLK2 Human genes 0.000 description 7
- 102100040856 Dual specificity protein kinase CLK3 Human genes 0.000 description 7
- 101000749294 Homo sapiens Dual specificity protein kinase CLK1 Proteins 0.000 description 7
- 101000749291 Homo sapiens Dual specificity protein kinase CLK2 Proteins 0.000 description 7
- 101000749304 Homo sapiens Dual specificity protein kinase CLK3 Proteins 0.000 description 7
- 230000001960 triggered effect Effects 0.000 description 4
- 230000006870 function Effects 0.000 description 3
- 238000005259 measurement Methods 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 230000004075 alteration Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 238000013441 quality evaluation Methods 0.000 description 1
- 230000008439 repair process Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R19/00—Arrangements for measuring currents or voltages or for indicating presence or sign thereof
- G01R19/25—Arrangements for measuring currents or voltages or for indicating presence or sign thereof using digital measurement techniques
- G01R19/2506—Arrangements for conditioning or analysing measured signals, e.g. for indicating peak values ; Details concerning sampling, digitizing or waveform capturing
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R19/00—Arrangements for measuring currents or voltages or for indicating presence or sign thereof
- G01R19/25—Arrangements for measuring currents or voltages or for indicating presence or sign thereof using digital measurement techniques
- G01R19/2503—Arrangements for measuring currents or voltages or for indicating presence or sign thereof using digital measurement techniques for measuring voltage only, e.g. digital volt meters (DVM's)
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/31708—Analysis of signal quality
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C27/00—Electric analogue stores, e.g. for storing instantaneous values
- G11C27/02—Sample-and-hold arrangements
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
- G11C29/023—Detection or location of defective auxiliary circuits, e.g. defective refresh counters in clock generator or timing circuitry
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
- G11C29/028—Detection or location of defective auxiliary circuits, e.g. defective refresh counters with adaption or trimming of parameters
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
- G11C7/222—Clock generating, synchronizing or distributing circuits within memory device
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/22—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
- H03K5/24—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Analogue/Digital Conversion (AREA)
- General Engineering & Computer Science (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
A signal quality detection circuit has a sampling circuit and a comparing circuit. The sampling circuit samples an input signal associated with a target device according to a plurality of nominal sampling points, and generates a plurality of sampled bits corresponding to the nominal sampling points, respectively. The nominal sampling points are set by different combinations of sampling time and sampling reference voltage, and the number of the nominal sampling points is larger than four. The comparing circuit generates a signal quality detection result by performing comparison according to the sampled bits.
Description
- The present invention relates to a signal quality detection scheme, and more particularly, to a signal quality detection circuit for generating a signal quality detection result according to a two-dimensional nominal sampling point pattern and an associated signal quality detection method.
- An oscilloscope is a type of electronic test instrument that allows observation of constantly varying signal voltages, and usually displays a two-dimensional plot of one or more signals as a function of time. Hence, the oscilloscope is commonly used to observe the change of an electrical signal (e.g., a voltage signal) over time. The observed waveform can be analyzed for determining signal properties such as amplitude, frequency, distortion and others. However, to use an oscilloscope to measure a signal quality of an electrical signal of a device under test, the associated preparatory work is quite troublesome. Moreover, the oscilloscope is required to use probes to receive signals from the device under test. However, it is possible that the probes of the oscilloscope are unable to have direct contact with the device under test, and are therefore indirectly connected to the device under test via an intermediate medium/structure. As a result, the measured signal quality may be different from the actual signal quality of the electrical signal of the device under test.
- The oscilloscope is quite expensive, and may not be affordable for every manufacturer. In addition, the oscilloscope requires calibration, repair, etc. Hence, a considerable maintenance fee of the oscilloscope may be needed. Further, a lot of manpower may be needed to perform the signal quality measurement using the oscilloscope. As a result, using an oscilloscope to measure a signal quality of an electrical signal of a device under test is not a cost-efficient solution.
- Thus, there is a need for an innovative signal quality detection scheme capable of detecting actual signal quality of an electrical signal of a device under test (e.g., a dynamic random access memory) without the use of an oscilloscope.
- One of the objectives of the claimed invention is to provide a signal quality detection circuit for generating a signal quality detection result according to a two-dimensional nominal sampling point pattern and an associated signal quality detection method.
- According to a first aspect of the present invention, an exemplary signal quality detection circuit is disclosed. The exemplary signal quality detection circuit includes a sampling circuit and a comparing circuit. The sampling circuit is configured to sample an input signal associated with a target device according to a plurality of nominal sampling points, and generate a plurality of sampled bits corresponding to the nominal sampling points, respectively, wherein the nominal sampling points are set by different combinations of sampling time and sampling reference voltage, and a number of the nominal sampling points is larger than four. The comparing circuit is configured to generate a signal quality detection result by performing comparison according to the sampled bits.
- According to a second aspect of the present invention, an exemplary signal quality detection method is disclosed. The exemplary signal quality detection method includes: setting a plurality of nominal sampling points by different combinations of sampling time and sampling reference voltage, wherein a number of the nominal sampling points is larger than four; sampling an input signal associated with a target device according to the nominal sampling points, and generating a plurality of sampled bits corresponding to the nominal sampling points, respectively; and generating a signal quality detection result by performing comparison according to the sampled bits.
- These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.
-
FIG. 1 is a diagram illustrating a sampling operation performed upon an input signal according to a nominal sampling point. -
FIG. 2 is a diagram illustrating a two-dimensional nominal sampling point pattern according to an embodiment of the present invention. -
FIG. 3 is a diagram illustrating a signal quality detection circuit according to an embodiment of the present invention. -
FIG. 4 is a diagram illustrating a memory chip with an internal signal quality detection circuit according to an embodiment of the present invention. -
FIG. 5 is a diagram illustrating a circuit design of the sampling circuit and the comparing circuit shown inFIG. 3 according to an embodiment of the present invention. -
FIG. 6 is a diagram illustrating a case where the signal quality detection result generated by the proposed signal quality detection indicates “good” signal quality of an ideal input signal with no distortion. -
FIG. 7 is a diagram illustrating a case where the signal quality detection result generated by the proposed signal quality detection indicates “poor” signal quality of a distorted input signal with distortion. -
FIG. 8 is a diagram illustrating a case where the signal quality detection result generated by the proposed signal quality detection indicates “poor” signal quality of an input signal with timing shift. -
FIG. 9 is a diagram illustrating another circuit design of the sampling circuit and the comparing circuit shown inFIG. 3 according to an embodiment of the present invention. - Certain terms are used throughout the following description and claims, which refer to particular components. As one skilled in the art will appreciate, electronic equipment manufacturers may refer to a component by different names. This document does not intend to distinguish between components that differ in name but not in function. In the following description and in the claims, the terms “include” and “comprise” are used in an open-ended fashion, and thus should be interpreted to mean “include, but not limited to . . . ”. Also, the term “couple” is intended to mean either an indirect or direct electrical connection. Accordingly, if one device is coupled to another device, that connection may be through a direct electrical connection, or through an indirect electrical connection via other devices and connections.
-
FIG. 1 is a diagram illustrating a sampling operation performed upon an input signal according to a nominal sampling point. As shown inFIG. 1 , a nominal sampling point SPN is set by a combination of sampling time TSP and sampling reference voltage Vref. In this example, an input signal SIN is used to transmit a bit sequence “101”, where each bit is transmitted in one bit period TBIT. During the first bit period TBIT, a voltage VSP is sampled at the sampling time TSP of the nominal sampling point SPN, and the sampled voltage VSP is compared with the sampling reference voltage Vref of the nominal sampling point SPN. Since the sampled voltage VSP is higher than the sampling reference voltage Vref (i.e., VSP>Vref), a sampled bit that is represented by the sampled voltage VSP obtained during the first bit period TBIT is judged to be “1”. - During the second bit period TBIT, a voltage VSP is sampled at the sampling time TSP of the nominal sampling point SPN, and the sampled voltage VSP is compared with the sampling reference voltage Vref of the nominal sampling point SPN. Since the sampled voltage VSP is lower than the sampling reference voltage Vref (i.e., VSP<Vref), a sampled bit that is represented by the sampled voltage VSP obtained during the second bit period TBIT is judged to be “0”.
- During the third bit period TBIT, a voltage VSP is sampled at the sampling time TSP of the nominal sampling point SPN, and the sampled voltage VSP is compared with the sampling reference voltage Vref of the nominal sampling point SPN. Since the voltage VSP is higher than the sampling reference voltage Vref (i.e. , VSP>Vref), a sampled bit that is represented by the sampled voltage VSP obtained during the third bit period TBIT is judged to be “1”.
-
FIG. 1 shows an ideal waveform of the input signal SIN that transmits the bit sequence “101” with no signal distortion. However, an actual waveform of the input signal SIN that transmits the bit sequence “101” may be distorted due to certain factors. As a result, using the nominal sampling point SPN shown inFIG. 1 may not correctly recover the sampled bits “1”, “0”, “1” from the input signal SIN with a distorted waveform. If the signal quality of the input signal SIN is known, the signal quality may provide information needed for configuring the hardware circuitry to correctly obtain sampled bits from the input signal SIN. In contrast to a typical signal quality measurement design using an oscilloscope, the present invention proposes using a nominal sampling point pattern to achieve the signal quality detection needed. -
FIG. 2 is a diagram illustrating a two-dimensional nominal sampling point pattern according to an embodiment of the present invention. In this example, an eye pattern of an input signal may be simply modeled by a hexagon. Hence, a nominal sampling point pattern defined by multiple nominal sampling points (e.g., nine nominal sampling points SPN and SPN 1-SPN _ 8) may be used for signal quality detection. By way of example, but not limitation, the nominal sampling points SPN and SPN _ 1-SPN _ 8 used for signal quality detection may be selected according to the clock frequency, the semiconductor process, etc. As shown inFIG. 2 , in addition to the central nominal sampling point SPN (which is set by sampling time TSP and sampling reference voltage Vref), neighboring nominal sampling points SPN _ 1-SP N _ 8 are also selected, where the nominalsampling point SP N _ 1 is set by a combination of sampling time TSP−ΔT and sampling reference voltage Vref−ΔV, the nominalsampling point SP N _ 2 is set by a combination of sampling time TSP and sampling reference voltage Vref−ΔV, the nominalsampling point SP N _ 3 is set by a combination of sampling time TSP+ΔT and sampling reference voltage Vref−ΔV, the nominalsampling point SP N _ 4 is set by a combination of sampling time TSP−ΔT and sampling reference voltage Vref, the nominal sampling point SPN _ 5 is set by a combination of sampling time TSP+ΔT and sampling reference voltage Vref, the nominalsampling point SP N _ 6 is set by a combination of sampling time TSP−ΔT and sampling reference voltage Vref+ΔV, the nominal sampling point SPN _ 7 is set by a combination of sampling time TSP and sampling reference voltage Vref+ΔV, and the nominalsampling point SP N _ 8 is set by a combination of sampling time TSP+ΔT and sampling reference voltage Vref+ΔV. In this example, the nominal sampling points SPN and SPN _ 1-SP N _ 8 are set by different combinations of sampling time and sampling reference voltage, where different sampling reference voltages Vref−ΔV, Vref, Vref+ΔV are equally spaced, and the different sampling time TSP−ΔT, TSP, TSP+ΔT is equally spaced. However, this is for illustrative purposes only, and is not meant to be a limitation of the present invention. Alternatively, different sampling reference voltages used for configuring different nominal sampling points may be set by other voltage values according to the actual design considerations, and/or different sampling time used for configuring different nominal sampling points may be set by other timing values according to the actual design considerations. To put it simply, the nominal sampling point pattern shown inFIG. 2 is for illustrative purposes only, and is not meant to be a limitation of the present invention. - The sampled bits obtained according to the nominal sampling points SPN and SPN _ 1-SPN _ 8 are used for signal quality detection. For example, when one sampled bit obtained by one nominal sampling point during a bit period of the input signal SIN is different from another sampled bit obtained by another nominal sampling point during the same bit period of the input signal SIN, the input signal SIN may be regarded as having a distorted waveform, and the distortion position may be determined correspondingly. Based on this observation, the present invention proposes a signal quality detection circuit which performs signal quality detection upon the input signal SIN according to a nominal sampling point pattern such as the nominal sampling point pattern shown in
FIG. 2 . - The proposed signal quality detection circuit may be configured to check the signal quality detection requirement as requested by the manufacturer. For example, the setup/hold time requirement may be examined by properly setting the time difference ΔT, and the voltage requirement may be examined by properly setting the voltage difference ΔV. If good signal quality is indicated by the proposed signal quality detection circuit, this means the setup/hold time requirement and the voltage requirement are both met to thereby satisfy the signal quality detection requirement as requested by the manufacturer.
-
FIG. 3 is a diagram illustrating a signal quality detection circuit according to an embodiment of the present invention. The signalquality detection circuit 300 includes avoltage generator 302, aclock generator 304, asampling circuit 306, and a comparingcircuit 308. In one exemplary design, thevoltage generator 302 and theclock generator 304 may be dedicated components of the signalquality detection circuit 300. In another exemplary design, thevoltage generator 302 and theclock generator 304 may be common components shared by the signalquality detection circuit 300 and other signal processing circuit(s). Thevoltage generator 302 is configured to provide different sampling reference voltages Vref−ΔV, Vref, Vref+ΔV. Theclock generator 304 is configured to provide a plurality of clocks CLK1, CLK2, CLK3 with the same frequency but different phases. For example, when thesampling circuit 306 is rising-edge triggered, rising edges of the clocks CLK1, CLK2, CLK3 may be used to provide different sampling time TSP−ΔT, TSP, TSP+ΔT. For another example, when thesampling circuit 306 is falling-edge triggered, falling edges of the clocks CLK1, CLK2, CLK3 may be used to provide different sampling time TSP−ΔT, TSP, TSP+ΔT. - The
sampling circuit 306 is configured to sample an input signal SIN associated with a target device (e.g., a memory chip) according to a plurality of nominal sampling points (e.g. , SPN and SPN _ 1-SPN _ 8), and generate a plurality of sampled bits (collectively denoted by “SB”) corresponding to the nominal sampling points, respectively, wherein the nominal sampling points are set by different combinations of sampling time and sampling reference voltage. The number of the nominal sampling points is larger than four, depending upon the nominal sampling point pattern used. In a case where the nominal sampling point pattern shown inFIG. 2 or a larger nominal sampling point pattern is employed, the number of the nominal sampling points is not smaller than nine. The comparingcircuit 308 is configured to generate a signal quality detection result SQ by performing comparison according to the sampled bits SB obtained by thesampling circuit 306. - In one exemplary application, the target device with the input signal SIN that is examined by the signal
quality detection circuit 300 may be a memory chip such as a low-power double-data-rate memory (LPDDR4) chip. The signalquality detection circuit 300 may be integrated within the memory chip to provide an on-chip signal quality detection function.FIG. 4 is a diagram illustrating a memory chip with an internal signal quality detection circuit according to an embodiment of the present invention. By way of example, but not limitation, thememory chip 400 may be an LPDDR4 chip. As shown inFIG. 4 , thememory chip 400 includes memory circuitry 402 (denoted by “CKT”) that may include memory cells, a read circuit, a write circuit, a self-refresh circuit, etc. Hence, the memory circuitry CKT receives a plurality of data signals from a plurality of data pins PDATA of thememory chip 400, receives a plurality of command signals from a plurality of command pins PCMD of thememory chip 400, receives a plurality of address signals from a plurality of address pins PADDR of thememory chip 400, and generates a plurality of output signals (e.g., memory readout signals) to a plurality of output pins POUT of thememory chip 400. The data signals, command signals and address signals may be transmitted from a memory controller (not shown) to thememory chip 400, and the output signals may be transmitted from thememory chip 400 to the memory controller (not shown). - The input signal SIN to be examined by the signal
quality detection circuit 300 may be received by one of the data pins PDATA of thememory chip 400, may be received by one of the command pins PCMD of thememory chip 400, may be received by one of the address pins PADDR of thememory chip 400, or may be a loopback signal of an output signal generated to one of the output pins POUT of thememory chip 400. In other words, the signalquality detection circuit 300 can be used to judge the signal quality of the input signal SIN exactly received by thememory chip 400, and can be used to judge the signal quality of the input signal SIN exactly transmitted from thememory chip 400. Hence, signal quality of the input signal SIN actually received by or transmitted from thememory chip 400 can be reflected in the signal quality detection result SQ generated from the signalquality detection circuit 300. In addition, based on the detected signal quality of the input signal SIN, thememory chip 400 can be properly configured to set/adjust the nominal sampling point SPN that is used to recover bits transmitted via the input signal SIN. - With regard to the
memory chip 400, there is a multiplexer (MUX) 404 having a plurality of input ports coupled to data pins PDATA, command pins PCMD, and address pins PADDR that are associated with a receiver (RX) end of the memory circuitry 402) and output pins POUT that are associated with a transmitter (TX) end of thememory circuitry 402. An output port of themultiplexer 404 is coupled to the signalquality detection circuit 300. Hence, with proper signal selection control of themultiplexer 404, the same signalquality detection circuit 300 can be used to perform signal quality detection upon one of input signals received by thememory chip 400 and output signals transmitted from thememory chip 400, and then can be reused to perform signal quality detection upon another of input signals received by thememory chip 400 and output signals transmitted from thememory chip 400. The signal selection control of themultiplexer 404 may be achieved by programming a mode register (MR) 406 of thememory chip 400. That is, a source of the input signal SIN can be switched by adjusting one or more bits stored in themode register 406. Further, the signal quality detection result SQ generated from the signalquality detection circuit 300 may be written into a mode register (MR) 408 of thememory chip 400, and the configuration of the signalquality detection circuit 300 may be adjusted by setting bits in a mode register (MR) 410 of thememory chip 400. It should be noted that the mode registers 406, 408, 410 may be realized using a same mode register or different mode registers, depending upon the actual design considerations. Further details of the signalquality detection circuit 300 are described as below. -
FIG. 5 is a diagram illustrating a circuit design of thesampling circuit 306 and the comparingcircuit 308 shown inFIG. 3 according to an embodiment of the present invention. To reduce hardware complexity and production cost, the sampled bits corresponding to the nominal sampling points SPN and SPN _ 1-SP N _ 8 may be obtained in three bit periods of the input signal SIN. In this embodiment, thesampling circuit 306 includes a plurality of sample and hold circuits (denoted by “S/H”) 502, 504, 506, a multiplexer (MUX) 510, and a plurality ofcomparators circuit 308 includes a plurality ofcomparators circuits FIG. 5 , the same input signal SIN is fed into input ports of all sample and holdcircuits FIG. 5 , the clock CLK1 is fed into the clock input port of the sample and holdcircuit 502, the clock CLK2 is fed into the clock input port of the sample and holdcircuit 504, and the clock CLK3 is fed into the clock input port of the sample and holdcircuit 506. Hence, the waveform of the input signal SIN may be sampled by the sample and holdcircuits circuits comparators - The
comparators multiplexer 510. Thecomparator 512 is configured to compare a sampled voltage generated from the preceding sample and holdcircuit 502 with the received sampling reference voltage to generate a sampled bit B1. Thecomparator 512 is configured to compare the sampled voltage generated from the preceding sample and holdcircuit 502 with the received sampling reference voltage to generate a sampled bit B2. Thecomparator 514 is configured to compare the sampled voltage generated from the preceding sample and holdcircuit 506 with the received sampling reference voltage to generate a sampled bit B3. Concerning each of thecomparators - During one bit period, three sampled bits B1, B2, B3 are obtained according to three nominal sampling points. Since the sampled bits B1, B2, B3 are obtained during the same bit period of the input signal SIN, the sampled bits B1, B2, B3 are expected to have the same value if the input signal SIN is not distorted during the bit period. Hence, the three sampled bits B1, B2, B3 are generated from the
sampling circuit 306 to the comparingcircuit 308 for signal quality evaluation. The sampled bits B1, B2, B3 are obtained according to three nominal sampling points, including a middle nominal sampling point and two neighboring nominal sampling points. In this embodiment, the comparingcircuit 308 generates a partial signal quality detection result associated with the three nominal sampling points by comparing the sampled bit B2 obtained according to the middle nominal sampling point with each of the sampled bits B1 and B3 obtained according to the neighboring nominal sampling points. Thecomparator 522 is configured to compare the sampled bits B1 and B2 to generate one bit Q1 indicative of the signal quality associated with two nominal sampling points. Thecomparator 524 is configured to compare the sampled bits B3 and B2 to generate one bit Q2 indicative of the signal quality associated with two nominal sampling points. - Concerning the
comparator 522, a comparison result (i.e., bit Q1) is set by “0” to indicate “good” signal quality when the sampled bits B1 and B2 are the same, and the comparison result (i.e., bit Q1) is set by “1” to indicate “poor” signal quality when the sampled bits B1 and B2 are different. Concerning thecomparator 524, a comparison result (i.e. , bit Q2) is set by “0” to indicate “good” signal quality when the sampled bits B3 and B2 are the same, and the comparison result (i.e., Q1) is set by “1” to indicate “poor” signal quality when the sampled bits B3 and B2 are different. However, this is for illustrative purposes only, and is not meant to be a limitation of the present invention. Alternatively, the comparingcircuit 308 may be modified to output “1” for indicating “good” signal quality and output “0” for indicating “poor” signal quality. - In this embodiment, the sampled bits associated with the nominal sampling points SPN and SPN _ 1-
SP N _ 8 are obtained by thesampling circuit 306 in more than one bit period of the input signal SIN (e.g. , three bit periods of the input signal SIN). Hence, themultiplexer 510 is configured to output the sampling reference voltages Vref−ΔV, Vref, Vref+ΔV one by one. For example, the sampling reference voltage Vref−ΔV is supplied to thecomparators comparators comparators -
FIG. 6 is a diagram illustrating a case where the signal quality detection result generated by the proposed signal quality detection indicates “good” signal quality of an ideal input signal with no distortion. During the first bit period TBIT, the sampled bits corresponding to the nominalsampling points SP N _ 1,SP N _ 2,SP N _ 3 are all 1's due to the fact that the associated sampled voltages are all higher than the sampling reference voltage Vref−ΔV. Suppose that “good” signal quality is indicated by “0” and “poor” signal quality is indicated by “1”. Hence, bits Q1 and Q2 generated from the comparingcircuit 308 inFIG. 5 are set by 0's correspondingly. During the second bit period TBIT, the sampled bits corresponding to the nominalsampling points SP N _ 4, SPN, SPN _ 5 are all 0's due to the fact that the associated sampled voltages are all lower than the sampling reference voltage Vref. Hence, bits Q1 and Q2 generated from the comparingcircuit 308 inFIG. 5 are set by 0's correspondingly. During the third bit period TBIT, the sampled bits corresponding to the nominalsampling points SP N _ 6, SPN _ 7,SP N _ 8 are all 1's due to the fact that the associated sampled voltages are all higher than the sampling reference voltage Vref+ΔV. Hence, bits Q1 and Q2 generated from the comparingcircuit 308 inFIG. 5 are set by 0's correspondingly. Since the signal quality detection result SQ generated from the signalquality detection circuit 300 is composed of 0's only, the signal quality detection result SQ indicates that the input signal has good signal quality. In a case where the input signal SIN is a data signal, a command signal or an address signal actually received by thememory chip 400, the central nominal sampling point SPN of the nominal sampling point pattern employed for signal quality detection may be directly used to recover bits transmitted in following bit periods of the input signal SIN. -
FIG. 7 is a diagram illustrating a case where the signal quality detection result generated by the proposed signal quality detection indicates “poor” signal quality of a distorted input signal with distortion. During the first bit period TBIT, the sampled bits corresponding to the nominalsampling points SP N _ 1,SP N _ 2 are 1's due to the fact that the associated sampled voltages are all higher than the sampling reference voltage Vref−ΔV, and the sampled bit corresponding to the nominalsampling point SP N _ 3 is 0 due to the fact that the associated sampled voltage is lower than the sampling reference voltage Vref−ΔV. Assume that “good” signal quality is indicated by “0”, and “poor” signal quality is indicated by “1”. Hence, bits Q1 and Q2 generated from the comparingcircuit 308 inFIG. 5 are set by 0 and 1, respectively. During the second bit period TBIT, the sampled bit corresponding to the nominalsampling point SP N _ 4 is 1 due to the fact that the associated sampled voltage is higher than the sampling reference voltage Vref, and the sampled bits corresponding to the nominal sampling points SPN, SPN _ 5 are 0's due to the fact that the associated sampled voltages are lower than the sampling reference voltage Vref. Hence, bits Q1 and Q2 generated from the comparingcircuit 308 inFIG. 5 are set by 1 and 0, respectively. During the third bit period TBIT, the sampled bits corresponding to the nominalsampling points SP N _ 6,SP N _ 8 are 1's due to the fact that the associated sampled voltages are higher than the sampling reference voltage Vref+ΔV, and the sampled bit corresponding to the nominal sampling point SPN _ 7 is 0 due to the fact that the associated sampled voltage is lower than the sampling reference voltage Vref+ΔV. Hence, bits Q1 and Q2 generated from the comparingcircuit 308 inFIG. 5 are set by 1's. Since the signal quality detection result SQ generated from the signalquality detection circuit 300 is composed of 0's and 1's, the signal quality detection result SQ indicates that the input signal has poor signal quality, where each bit “1” included in the signal quality detection result SQ also indicates the location of the signal error (e.g., signal distortion). When the signalquality detection circuit 300 is implemented in thememory chip 400, a memory controller (not shown) may refer to the signal quality detection result SQ (which indicates “poor” signal quality) to properly adjust memory access settings, such as a timing setting, a voltage setting, a frequency setting, a driving current setting, etc. Further, considering a case where the input signal SIN is a data signal, a command signal or an address signal actually received by thememory chip 400, the central nominal sampling point SPN of the nominal sampling point pattern employed for signal quality detection may be properly adjusted and then used to recover bits in following bit periods of the input signal SIN. -
FIG. 8 is a diagram illustrating a case where the signal quality detection result generated by the proposed signal quality detection indicates “poor” signal quality of an input signal with timing shift. In this example, the waveform of the input signal SIN shown inFIG. 8 is same as that of the input signal SIN shown inFIG. 6 . However, the timing of the input signal SIN shown inFIG. 8 is shifted due to certain factor (s). During the first bit period TBIT, the sampled bits corresponding to the nominalsampling points SP N _ 1,SP N _ 2,SP N _ 3 are 1's due to the fact that the associated sampled voltages are all higher than the sampling reference voltage Vref−ΔV. Assume that “good” signal quality is indicated by “0”, and “poor” signal quality is indicated by “1”. Hence, bits Q1 and Q2 generated from the comparingcircuit 308 inFIG. 5 are set by 0's correspondingly. During the second bit period TBIT, the sampled bit corresponding to the nominalsampling point SP N _ 4 is 1 due to the fact that the associated sampled voltage is higher than the sampling reference voltage Vref, and the sampled bits corresponding to the nominal sampling points SPN, SPN _ 5 are 0's due to the fact that the associated sampled voltages are lower than the sampling reference voltage Vref. Hence, bits Q1 and Q2 generated from the comparingcircuit 308 inFIG. 5 are set by 1 and 0, respectively. During the third bit period TBIT, the sampled bits corresponding to the nominal sampling points SPN _ 7,SP N _ 8 are 1's due to the fact that the associated sampled voltages are higher than the sampling reference voltage Vref+ΔV, and the sampled bit corresponding to the nominalsampling point SP N _ 6 is 0 due to the fact that the associated sampled voltage is lower than the sampling reference voltage Vref+ΔV. Hence, bits Q1 and Q2 generated from the comparingcircuit 308 inFIG. 5 are set by 1 and 0, respectively. Since the signal quality detection result SQ generated from the signalquality detection circuit 300 is composed of 0's and 1's, the signal quality detection result SQ indicates that the input signal has poor signal quality, where each bit “1” included in the signal quality detection result SQ also indicates the location of the signal error (e.g., signal timing shift). When the signalquality detection circuit 300 is implemented in thememory chip 400, a memory controller (not shown) may refer to the signal quality detection result SQ (which indicates “poor” signal quality) to properly adjust memory access settings, such as a timing setting, a voltage setting, a frequency setting, a driving current setting, etc. Further, considering a case where the input signal SIN is a data signal, a command signal or an address signal actually received by thememory chip 400, the central nominal sampling point SPN of the nominal sampling point pattern employed for signal quality detection may be properly adjusted and then used to recover bits in following bit periods of the input signal SIN. - A low-complexity and low-cost circuit design shown in
FIG. 5 may be employed to realize thesampling circuit 306 and the comparingcircuit 308 of the signalquality detection circuit 300, where the sampled bits associated with the nominal sampling points SPN and SPN _ 1-SP N _ 8 may be obtained in more than one bit period of the input signal SIN (e.g., three bit periods of the input signal SIN). However, this is for illustrative purposes only, and is not meant to be a limitation of the present invention. Alternatively, the sampled bits associated with the nominal sampling points SPN and SPN _ 1-SP N _ 8 may be obtained in a single bit period of the input signal SIN. -
FIG. 9 is a diagram illustrating another circuit design of thesampling circuit 306 and the comparingcircuit 308 shown inFIG. 3 according to an embodiment of the present invention. In this embodiment, thesampling circuit 306 includes a plurality of sample and hold circuits (denoted by “S/H”) 801-809 and a plurality of comparators 811-819; and the comparingcircuit 308 includes a plurality of comparators 821-828. Each of the sample and hold circuits 801-809 is triggered by a clock received at a clock input port to sample a voltage input received at an input port, and then holds a sampled voltage at an output port. As shown inFIG. 9 , the same input signal SIN is fed into input ports of all sample and hold circuits 801-809, the clock CLK1 is fed into clock input ports of three sample and hold circuits 801-803, the clock CLK2 is fed into the clock input ports of three sample and hold circuits 804-806, and the clock CLK3 is fed into the clock input ports of three sample and hold circuits 807-809. Further, the sample and hold circuits 801-809 generate sampled voltages to the following comparators 811-819, respectively. - In this embodiment, the sampling reference voltage Vref−ΔV is supplied to three
comparators comparators comparators SP N _ 8 can be obtained during a single bit period of the input signal SIN. - In this embodiment, the comparing
circuit 308 generates a signal quality detection result SQ associated with the nominal sampling points SPN and SPN _ 1-SP N _ 8 by comparing the sampled bit B5 (which is obtained according to a central nominal sampling point SPN of the nominal sampling point pattern employed for signal quality detection) with each of the sampled bits B1-B4 and B6-B9 (which are obtained according to neighboring nominal sampling points SPN _ 1-SP N _ 8 included in the nominal sampling point pattern employed for signal quality detection). Hence, the comparison result Q1 is decided by thecomparator 821 according to sampled bits B1 and B5, the comparison result Q2 is decided by thecomparator 822 according to sampled bits B2 and B5, the comparison result Q3 is decided by thecomparator 823 according to sampled bits B3 and B5, the comparison result Q4 is decided by thecomparator 824 according to sampled bits B4 and B5, the comparison result Q5 is decided by thecomparator 825 according to sampled bits B6 and B5, the comparison result Q6 is decided by thecomparator 826 according to sampled bits B7 and B5, the comparison result Q7 is decided by thecomparator 827 according to sampled bits B8 and B5, and the comparison result Q8 is decided by thecomparator 828 according to sampled bits B9 and B5. As a person skilled in the art can readily understand details of the circuit design shown inFIG. 9 after reading above paragraphs directed to the circuit design shown inFIG. 5 , further description is omitted here for brevity. - Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.
Claims (21)
1. A signal quality detection circuit comprising:
a sampling circuit, configured to sample an input signal associated with a target device according to a plurality of nominal sampling points, and generate a plurality of sampled bits corresponding to the nominal sampling points, respectively, wherein the nominal sampling points are set by different combinations of sampling time and sampling reference voltage, and a number of the nominal sampling points is larger than four; and
a comparing circuit, configured to generate a plurality of comparison results each derived from comparing two of the sampled bits, and generate a signal quality detection result according to the comparison results;
wherein the signal quality detection circuit is included in a memory chip, and the comparing circuit is further configured to write the signal quality detection result into a mode register of the memory chip.
2. The signal quality detection circuit of claim 1 , wherein the target device is the memory chip.
3. The signal quality detection circuit of claim 2 , wherein the input signal is received by a data pin of the memory chip.
4. The signal quality detection circuit of claim 2 , wherein the input signal is received by a command pin of the memory chip.
5. The signal quality detection circuit of claim 2 , wherein the input signal is received by an address pin of the memory chip.
6. The signal quality detection circuit of claim 2 , wherein the input signal is a loopback signal of an output signal generated to an output pin of the memory chip.
7. (canceled)
8. The signal quality detection circuit of claim 1 , wherein the number of the nominal sampling points is not smaller than nine.
9. The signal quality detection circuit of claim 1 , wherein the nominal sampling points comprises at least three nominal sampling points that are set by same sampling time but different sampling reference voltages.
10. The signal quality detection circuit of claim 1 , wherein the nominal sampling points comprises at least three nominal sampling points that are set by a same sampling reference voltage but different sampling time.
11. A signal quality detection method comprising:
setting a plurality of nominal sampling points by different combinations of sampling time and sampling reference voltage, wherein a number of the nominal sampling points is larger than four;
sampling an input signal associated with a target device according to the nominal sampling points, and generating a plurality of sampled bits corresponding to the nominal sampling points, respectively;
generating a plurality of comparison results each derived from comparing two of the sampled bits, and generating a signal quality detection result according to the comparison results; and
writing the signal quality detection result into a mode register of a memory chip, wherein the signal quality detection method is performed by the memory chip.
12. The signal quality detection method of claim 11 , wherein the target device is the memory chip.
13. The signal quality detection method of claim 12 , wherein the input signal is received by a data pin of the memory chip.
14. The signal quality detection method of claim 12 , wherein the input signal is received by a command pin of the memory chip.
15. The signal quality detection method of claim 12 , wherein the input signal is received by an address pin of the memory chip.
16. The signal quality detection method of claim 12 , wherein the input signal is a loopback signal of an output signal generated to an output pin of the memory chip.
17. (canceled)
18. The signal quality detection method of claim 11 , wherein the number of the nominal sampling points is not smaller than nine.
19. The signal quality detection method of claim 11 , wherein the nominal sampling points comprises at least three nominal sampling points that are set by same sampling time but different sampling reference voltages.
20. The signal quality detection method of claim 11 , wherein the nominal sampling points comprises at least three nominal sampling points that are set by a same sampling reference voltage but different sampling time.
21. A signal quality detection circuit comprising:
a sampling circuit, configured to sample an input signal associated with a target device according to a plurality of nominal sampling points, and generate a plurality of sampled bits corresponding to the nominal sampling points, respectively, wherein the nominal sampling points are set by different combinations of sampling time and sampling reference voltage, and a number of the nominal sampling points is larger than four; and
a comparing circuit, configured to generate a plurality of comparison results each derived from comparing two of the sampled bits, and generate a signal quality detection result according to the comparison results;
wherein the input signal is used to transmit a bit sequence having each bit transmitted in one bit period; the sampled bits comprise at least a first sampled bit, a second sampled bit and a third sampled bit that are generated at different sampling time during a same bit period; and the comparison results comprise at least a first comparison result derived from comparing the first sampled bit and the second sampled bit and a second comparison result derived from comparing the third sampled bit and the second sampled bit.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/387,602 US10002650B1 (en) | 2016-12-21 | 2016-12-21 | Signal quality detection circuit for generating signal quality detection result according to two-dimensional nominal sampling point pattern and associated signal quality detection method |
TW106144712A TWI653852B (en) | 2016-12-21 | 2017-12-20 | Signal quality detection circuit and associated signal quality detection method |
CN201711383217.5A CN108414822A (en) | 2016-12-21 | 2017-12-20 | A kind of signal quality detection circuit and method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/387,602 US10002650B1 (en) | 2016-12-21 | 2016-12-21 | Signal quality detection circuit for generating signal quality detection result according to two-dimensional nominal sampling point pattern and associated signal quality detection method |
Publications (2)
Publication Number | Publication Date |
---|---|
US10002650B1 US10002650B1 (en) | 2018-06-19 |
US20180174626A1 true US20180174626A1 (en) | 2018-06-21 |
Family
ID=62554802
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/387,602 Active US10002650B1 (en) | 2016-12-21 | 2016-12-21 | Signal quality detection circuit for generating signal quality detection result according to two-dimensional nominal sampling point pattern and associated signal quality detection method |
Country Status (3)
Country | Link |
---|---|
US (1) | US10002650B1 (en) |
CN (1) | CN108414822A (en) |
TW (1) | TWI653852B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3627163A1 (en) * | 2018-09-21 | 2020-03-25 | AEM Singapore PTE Ltd | System and method for temporal signal measurement of device under test (dut) and method of forming system |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109639396B (en) | 2018-12-19 | 2021-03-16 | 惠科股份有限公司 | Data transmission method and device and computer readable storage medium |
Family Cites Families (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0821360B1 (en) * | 1996-02-08 | 2003-08-20 | Sony Corporation | Data decoder |
US6735259B1 (en) * | 1999-12-20 | 2004-05-11 | Nortel Networks Limited | Method and apparatus for optimization of a data communications system using sacrificial bits |
US6583903B1 (en) * | 2000-03-02 | 2003-06-24 | Worldcom, Inc. | Method and system for controlling polarization mode dispersion |
US20030174766A1 (en) * | 2001-12-17 | 2003-09-18 | Nahum Don | Signal quality indicator |
EP1331779B1 (en) * | 2002-01-28 | 2007-04-04 | Lucent Technologies Inc. | Setting of decision thresholds and sampling phase based on previous bit values |
US7310389B2 (en) * | 2002-03-14 | 2007-12-18 | Syntle Sys Research, Inc | Method and apparatus for determining the errors of a multi-valued data signal that are outside the limits of an eye mask |
US20040120352A1 (en) * | 2002-12-23 | 2004-06-24 | Jungerman Roger Lee | Differential error detection with data stream analysis |
US7592824B2 (en) * | 2003-02-26 | 2009-09-22 | Rambus Inc. | Method and apparatus for test and characterization of semiconductor components |
US7397848B2 (en) * | 2003-04-09 | 2008-07-08 | Rambus Inc. | Partial response receiver |
US7092472B2 (en) * | 2003-09-16 | 2006-08-15 | Rambus Inc. | Data-level clock recovery |
US7126378B2 (en) * | 2003-12-17 | 2006-10-24 | Rambus, Inc. | High speed signaling system with adaptive transmit pre-emphasis |
US7788571B2 (en) * | 2003-12-10 | 2010-08-31 | Synthesys Research, Inc. | Method and apparatus for using dual bit decisions to measure bit errors and event occurrences |
EP1763678B1 (en) * | 2004-07-07 | 2009-08-26 | Verigy (Singapore) Pte. Ltd. | Evaluation of an output signal of a device under test |
US7970565B2 (en) * | 2006-02-27 | 2011-06-28 | Advantest Corporation | Measuring device, test device, electronic device, program, and recording medium |
US7983368B2 (en) * | 2006-12-11 | 2011-07-19 | International Business Machines Corporation | Systems and arrangements for clock and data recovery in communications |
EP1863214A1 (en) * | 2007-01-25 | 2007-12-05 | Agilent Technologies, Inc. | Digital signal analysis with evaluation of selected signal bits |
US8111784B1 (en) * | 2008-04-11 | 2012-02-07 | Altera Corporation | On-chip data signal eye monitoring circuitry and methods |
US8485791B2 (en) * | 2009-08-31 | 2013-07-16 | Brown-Cravens-Taylor | Ceramic element |
WO2013039624A1 (en) * | 2011-09-12 | 2013-03-21 | Rambus Inc. | Offset and decision feedback equalization calibration |
DE102011116585B4 (en) * | 2011-10-20 | 2015-05-13 | Infineon Technologies Ag | Method and device for controlling the sampling phase |
US8982999B2 (en) * | 2012-09-30 | 2015-03-17 | Intel Corporation | Jitter tolerant receiver |
CN103926471B (en) * | 2014-04-25 | 2017-01-25 | 浙江大学 | Eye-open monitor device for high-speed serializer/deserializer and testing method |
US9449588B2 (en) * | 2014-05-08 | 2016-09-20 | Mathew Verderosa | Single container-based portable drum kit |
TWI550631B (en) * | 2014-08-04 | 2016-09-21 | 瑞昱半導體股份有限公司 | Memory control circuit and associated memory control method |
US9378843B1 (en) * | 2015-01-26 | 2016-06-28 | 9011579 Canada Incorporee | Collaborative analog-to-digital and time-to-delay conversion based on signal prediction |
US9455046B2 (en) * | 2015-01-26 | 2016-09-27 | 9011579 Canada Incorporee | Adaptive analog-to-digital conversion based on signal prediction |
US9582018B1 (en) * | 2015-03-19 | 2017-02-28 | Maxlinear Asia Singapore Pte Ltd. | Automatic gain compression detection and gain control for analog front-end with nonlinear distortion |
US9401721B1 (en) * | 2015-06-16 | 2016-07-26 | Advanced Micro Devices, Inc. | Reference voltage generation and tuning |
-
2016
- 2016-12-21 US US15/387,602 patent/US10002650B1/en active Active
-
2017
- 2017-12-20 CN CN201711383217.5A patent/CN108414822A/en not_active Withdrawn
- 2017-12-20 TW TW106144712A patent/TWI653852B/en active
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3627163A1 (en) * | 2018-09-21 | 2020-03-25 | AEM Singapore PTE Ltd | System and method for temporal signal measurement of device under test (dut) and method of forming system |
US10989758B2 (en) | 2018-09-21 | 2021-04-27 | Aem Singapore Pte. Ltd. | System and method for temporal signal measurement of device under test (DUT) and method of forming system |
Also Published As
Publication number | Publication date |
---|---|
TW201824793A (en) | 2018-07-01 |
TWI653852B (en) | 2019-03-11 |
CN108414822A (en) | 2018-08-17 |
US10002650B1 (en) | 2018-06-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100840800B1 (en) | Test apparatus, phase adjusting method and memory controller | |
US7834615B2 (en) | Bist DDR memory interface circuit and method for self-testing the same using phase relationship between a data signal and a data strobe signal | |
US7355387B2 (en) | System and method for testing integrated circuit timing margins | |
KR100903753B1 (en) | Semiconductor memory tester | |
JP2008506125A (en) | Method and apparatus for calibrating and / or deskewing a communication channel | |
US7100099B2 (en) | Test apparatus | |
JP2008145361A (en) | Semiconductor device | |
JP5143836B2 (en) | Detection device and test device | |
JP2009509174A (en) | Strobe technique for testing the timing of digital signals | |
US10002650B1 (en) | Signal quality detection circuit for generating signal quality detection result according to two-dimensional nominal sampling point pattern and associated signal quality detection method | |
US7222273B2 (en) | Apparatus and method for testing semiconductor memory devices, capable of selectively changing frequencies of test pattern signals | |
US6876219B2 (en) | Test configuration with automatic test machine and integrated circuit and method for determining the time behavior of an integrated circuit | |
US8345492B2 (en) | Memory controller for detecting read latency, memory system and test system having the same | |
US7952381B2 (en) | Semiconductor device | |
US20050177331A1 (en) | Timing calibration apparatus, timing calibration method, and device evaluation system | |
US6931565B2 (en) | Semiconductor memory | |
TWI477795B (en) | Digital signal delay measuring circuit and digital signal delay measuring method | |
US11514958B2 (en) | Apparatus and method for operating source synchronous devices | |
EP1226447A2 (en) | High resolution skew detection apparatus and method | |
JP2003344493A (en) | Semiconductor device evaluator | |
Tripp et al. | Design considerations and DFT to enable testing of digital interfaces | |
JP2009257853A (en) | Semiconductor tester | |
US20070101223A1 (en) | Electronic test apparatus and method for testing at least one circuit unit | |
KR20160071160A (en) | Semiconductor device | |
JP2004101340A (en) | Ic testing method and ic testing device using the testing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MEDIATEK INC., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HSU, PIN-HUAN;REEL/FRAME:040740/0829 Effective date: 20161221 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |