US20180158898A1 - Semiconductor device - Google Patents
Semiconductor device Download PDFInfo
- Publication number
- US20180158898A1 US20180158898A1 US15/792,325 US201715792325A US2018158898A1 US 20180158898 A1 US20180158898 A1 US 20180158898A1 US 201715792325 A US201715792325 A US 201715792325A US 2018158898 A1 US2018158898 A1 US 2018158898A1
- Authority
- US
- United States
- Prior art keywords
- region
- gate
- insulating film
- potential
- contact
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 118
- 210000000746 body region Anatomy 0.000 claims abstract description 68
- 239000000758 substrate Substances 0.000 claims abstract description 42
- 239000012535 impurity Substances 0.000 claims abstract description 34
- 150000001875 compounds Chemical class 0.000 claims abstract description 14
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 46
- 229910010271 silicon carbide Inorganic materials 0.000 description 45
- 239000010410 layer Substances 0.000 description 42
- 238000009826 distribution Methods 0.000 description 20
- 230000007423 decrease Effects 0.000 description 14
- 238000004519 manufacturing process Methods 0.000 description 14
- 230000005684 electric field Effects 0.000 description 10
- 239000011229 interlayer Substances 0.000 description 8
- 230000015572 biosynthetic process Effects 0.000 description 3
- 230000015556 catabolic process Effects 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 238000005755 formation reaction Methods 0.000 description 3
- 239000000969 carrier Substances 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66053—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide
- H01L29/66068—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/063—Reduced surface field [RESURF] pn-junction structures
- H01L29/0634—Multiple reduced surface field (multi-RESURF) structures, e.g. double RESURF, charge compensation, cool, superjunction (SJ), 3D-RESURF, composite buffer (CB) structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02529—Silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/0257—Doping during depositing
- H01L21/02573—Conductivity type
- H01L21/02579—P-type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/0445—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising crystalline silicon carbide
- H01L21/0455—Making n or p doped regions or layers, e.g. using diffusion
- H01L21/046—Making n or p doped regions or layers, e.g. using diffusion using ion implantation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/0445—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising crystalline silicon carbide
- H01L21/0475—Changing the shape of the semiconductor body, e.g. forming recesses
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
- H01L29/0623—Buried supplementary region, e.g. buried guard ring
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
- H01L29/0852—Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
- H01L29/0873—Drain regions
- H01L29/0886—Shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
- H01L29/1608—Silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42372—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7827—Vertical transistors
Definitions
- the intersection trench having the depth larger than the depth of the gate trench is fanned next to the gate trench.
- the source electrode being in Schottky contact with the drift region is formed.
- a depletion layer that extends from an interface between the source electrode and the drift region (i.e., a Schottky contact surface) into the drift region extends toward a bottom surface of the gate trench.
- the bottom surface of the gate trench is at a position shallower than a position of a bottom surface of the intersection trench. Accordingly, the periphery of the bottom surface of the gate trench is depleted, and electric field concentration in the vicinity of the bottom surface of the gate trench is suppressed. In other words, electric field concentration on the insulating film in the vicinity of the bottom surface of the gate trench can be relieved.
- a semiconductor device disclosed herein may comprise a compound semiconductor substrate including a gate region and an active region, a trench provided in an upper surface of the compound semiconductor substrate and provided in a range between the gate region and the active region, a gate insulating film disposed in the trench, a source electrode provided on an upper surface of the active region, a drain electrode provided on a lower surface of the compound semiconductor substrate, and a gate wiring provided on an upper surface of the gate region.
- the gate region may comprises a first gate region of a p-type being in contact with the gate insulating film and being connected to the gate wiring, a second gate region of the p-type being in contact with the gate insulating film below the first gate region and having a p-type impurity concentration lower than a p-type impurity concentration of the first gate region, a third gate region of an n-type being in contact with the gate insulating film below the second gate region, and a fourth gate region of the p-type being in contact with the gate insulating film below the third gate region and being in contact with the drain electrode.
- a forward voltage is applied to a pn junction at an interface between the fourth gate region and the third gate region, and hence a potential of the third gate region is approximately equal to the potential of the fourth gate region. Since a reverse voltage is applied to a pa junction at an interface between the third gate region and the second gate region, a state occurs in which a depletion layer extends from the third gate region to the second gate region.
- a lower end of the body region (an end portion on the drain region side) has a potential approximately equal to the potential of the drain electrode
- an upper end of the body region (an end portion on the source region side) has a potential approximately equal to the potential of the source electrode, causing a potential distribution in which a potential gradually decreases from the lower end toward the upper end of the body region.
- the potential distribution is obtained in which the potential gradually decreases from the lower end toward the upper end, and hence a potential difference made between the second gate region and the body region is small at each depth. Accordingly, in this semiconductor device, an electric field applied to the gate insulating film in the off state is small. This semiconductor device therefore has a high breakdown voltage.
- a potential of the second gate region becomes higher than a potential of the body region.
- carriers are attracted to the gate insulating film, thereby causing the body region to turn to an n-type in a range in a vicinity of an interface between the body region and the gate insulating film. Consequently, a channel is formed in that range.
- the potential of the gate wiring i.e., the potential of the upper end of the second gate region
- a gradient of the potential distribution in the second gate region becomes gentle and the potential of the entire second gate region rises, accordingly.
- the channel then extends downwardly along the interface between the body region and the gate insulating film, and connects the source region and the drain region.
- the semiconductor device is thereby turned on. In this semiconductor device, no unnecessary depletion layer extends in the active region, and hence a current path is not restricted in the on state. Accordingly, a low on-resistance can be realized.
- FIG. 1 is a top view of a semiconductor device of a first embodiment
- FIG. 2 is a cross-sectional view taken along a line II-II of FIG. 1 ;
- FIG. 3 is a diagram illustrating a potential distribution in the semiconductor device of the first embodiment in an off state in a thickness direction;
- FIG. 5 is a cross-sectional view illustrating a step of manufacturing the semiconductor device of the first embodiment
- FIG. 8 is a cross-sectional view illustrating a step of manufacturing the semiconductor device of the first embodiment
- FIG. 10 is a cross-sectional view illustrating a step of manufacturing the semiconductor device of the first embodiment
- FIG. 11 is a cross-sectional view illustrating a step of manufacturing the semiconductor device of the first embodiment
- FIG. 12 is a cross-sectional view illustrating a step of manufacturing the semiconductor device of the first embodiment
- FIG. 13 is a cross-sectional view illustrating a step of manufacturing the semiconductor device of the first embodiment
- FIG. 14 is a cross-sectional view illustrating a step of manufacturing the semiconductor device of the first embodiment
- FIG. 15 is a cross-sectional view illustrating a step of manufacturing the semiconductor device of the first embodiment
- FIG. 17 is a cross-sectional view of a semiconductor device of a second embodiment (and corresponds to FIG. 2 );
- FIG. 18 is a cross-sectional view of a semiconductor device of a third embodiment (and corresponds to FIG. 2 ).
- a configuration positioned above an upper surface 2 a of the semiconductor substrate 2 is not shown for ease of viewing the drawing.
- a direction parallel to the upper surface 2 a of the semiconductor substrate 2 will be referred to as an x-direction
- a direction parallel to the upper surface 2 a and orthogonal to the x-direction will be referred to as a y-direction
- a thickness direction of the semiconductor substrate 2 will be referred to as a z-direction.
- the semiconductor substrate 2 has gate regions 12 and an active region 14 .
- Each of the gate regions 12 is a region that formations as a gate when the semiconductor device 1 is turned on and off.
- the active region 14 is a region that functions as a current-carrying path when the semiconductor device 1 is on.
- a region positioned on an outer circumferential side of each trench 22 is the active region 14 .
- a plurality of the gate regions 12 and the active region 14 that surrounds each of the gate regions 12 are provided in the semiconductor substrate 2 .
- a gate insulating film 24 is disposed in each trench 22 with no gap left.
- each gate region 12 has approximately the same configuration, and hence only a configuration of one gate region 12 will be described.
- the gate region 12 has a first gate region 40 , a second gate region 42 , a third gate region 44 , and a fourth gate region 46 provided therein.
- the first gate region 40 is a p-type region.
- the first gate region 40 is disposed in a range located at the upper surface 2 a of the semiconductor substrate 2 , and is in contact with the interlayer insulating film 28 . Moreover, the first gate region 40 is in contact with the gate insulating film 24 .
- the first gate region 40 is connected to the gate wiring 50 .
- the gate wiring 50 is connected to a bonding pad at a position not shown. Accordingly; a potential of the first gate region 40 can be controlled externally via the bonding pad and the gate wiring 50 .
- the first gate region 40 has a p-type impurity concentration of 1 ⁇ 10 19 cm 3 or more.
- the active region 14 has a plurality of source regions 30 , a body region 32 , and drain regions 36 provided therein.
- the low concentration region 32 b is also disposed in a range adjacent to outer side surfaces of the lateral portions 22 b of the trenches 22 .
- the low concentration region 32 b is in contact with the gate insulating films 24 at the outer side surfaces of the lateral portions 22 b of the trenches 22 .
- FIG. 1 shows that the low concentration region 32 b is also disposed in a range adjacent to outer side surfaces of the lateral portions 22 b of the trenches 22 .
- the low concentration region 32 b is in contact with the gate insulating films 24 at the outer side surfaces of the lateral portions 22 b of the trenches 22 .
- an upper end of the low concentration region 32 b in a range in contact with each gate insulating film 24 below the corresponding source region 30 (i.e., the low concentration region 32 b in a range adjacent to the outer side surface of corresponding longitudinal portion 22 a of the trench 22 ) is positioned at approximately the same depth as an upper end of each second gate region 42 in a range in contact with the corresponding gate insulating film 24 .
- a lower end of the low concentration region 32 b in the range in contact with each gate insulating film 24 is positioned above a lower end of each second gate region 42 in the range in contact with the corresponding gate insulating film 24 .
- the low concentration region 32 b faces each second gate region 42 via the corresponding gate insulating films 24 .
- the upper end of the low concentration region 32 b in the range in contact with each gate insulating film 24 below the corresponding source region 30 may be positioned above the upper end of each second gate region 42 in the range in contact with the corresponding gate insulating film 24 .
- the drain regions 36 are n-type regions. Each drain region 36 is disposed below the low concentration region 32 b, and is in contact with the low concentration region 32 b. Each drain region 36 is separated from the corresponding source regions 30 by the body region 32 . Each drain region 36 is in contact with the corresponding gate insulating film 24 below the low concentration region 32 b. Each drain region 36 is disposed in the range located at the lower surface 2 b of the semiconductor substrate 2 . The drain regions 36 are in ohmic contact with the drain electrode 80 . Moreover, each drain region 36 is in contact with the corresponding fourth gate region 46 below the corresponding trench 22 .
- the semiconductor device 1 When this semiconductor device I is used, the semiconductor device 1 , a load (e.g. a motor), and a power supply are connected in series. A power supply voltage is applied to a series circuit made of the semiconductor device 1 and the load. The power supply voltage is applied between the drain electrode 80 and the source electrodes 70 in such a direction as to allow the drain electrode 80 to have a high potential. Moreover, a potential of each gate wiring 50 is controlled to change between an on-potential higher than a potential of the source electrodes 70 and lower than a potential of the drain electrode 80 , and an off-potential lower than the on-potential.
- a load e.g. a motor
- a power supply voltage is applied to a series circuit made of the semiconductor device 1 and the load.
- the power supply voltage is applied between the drain electrode 80 and the source electrodes 70 in such a direction as to allow the drain electrode 80 to have a high potential.
- a potential of each gate wiring 50 is controlled to change between an on-potential higher than
- FIG. 3 illustrates potential distributions in the active region 14 and each gate region 12 in a state in which the potential of each gate wiring 50 is controlled to the off-potential (i.e., a state in which the semiconductor device 1 is off).
- an axis of ordinates shows a position in the z-direction
- an axis of abscissas shows a potential.
- the potential in the axis of abscissas is shown with the potential of the source electrode 70 set as a reference potential (0V).
- a graph A in FIG. 3 shows the potential distribution in the active region 14
- a graph B in FIG. 3 shows the potential distribution in each gate region 12 .
- the off-potential is equal to or lower than the potential of the source electrode 70 (i.e., a potential equal to or lower than 0 V). Since the semiconductor device 1 is turned off a potential VH much higher than the potential of the source electrode 70 (a potential approximately equal to an output potential of the power supply) is applied to the drain electrode 80 .
- each gate wiring 50 is connected to the corresponding first gate region 40 , and each first gate region 40 has a high p-type impurity concentration, a potential of the first gate region 40 is approximately equal to the potential of each gate wiring 50 (the off-potential). Moreover, since the drain electrode 80 is in contact with the fourth gate regions 46 , a potential of each third gate region 46 is approximately equal to the potential of the drain electrode 80 (i.e., the high potential VH).
- a forward voltage is applied to a pn junction at an interface between each fourth gate region 46 and the corresponding third gate region 44 , and hence a potential of each third gate region 44 is approximately equal to the potential of the corresponding fourth gate region 46 (i.e., the high potential VH).
- a reverse voltage is applied to a pn junction at an interface between each third gate region 44 and the corresponding second gate region 42 , a state occurs in which a depletion layer extends from each third gate region 44 to the corresponding second gate region 42 .
- each second gate region 42 (an end portion on the third gate region 44 side) has a potential approximately equal to the potential of the drain electrode 80
- the upper end of each second gate region 42 (an end portion on the first gate region 40 side) has a potential approximately equal to the off-potential, causing a potential distribution in which a potential gradually decreases from the lower end toward the upper end of each second gate region 42 .
- each source region 30 has a potential approximately equal to the potential of the source electrodes 70 (i.e., 0 V), and each drain region 36 has a potential approximately equal to the potential of the drain electrode 80 (i.e., the high potential VH). Since a reverse voltage is applied to a pn junction at an interface between each drain region 36 and the body region 32 (the low concentration region 32 b ), a state occurs in which a depletion layer extends from each drain region 36 to the body region 32 (the low concentration region 32 b ).
- a lower end of the body region 32 (an end portion on the drain region 36 side) has a potential approximately equal to the potential of the drain electrode 80
- an upper end of the body region 32 (an end portion on the source region 30 side) has a potential approximately equal to the potential of the source electrodes 70 , causing a potential distribution in which a potential gradually decreases from the lower end toward the upper end of the body region 32 .
- each second gate region 42 and the body region 32 that face each other via the corresponding gate insulating film 24 the potential distribution is obtained in which the potential gradually decreases from the lower end toward the upper end.
- the upper end of the body region 32 (the low concentration region 32 b ) is positioned at approximately the same depth as the upper end of each second gate region 42
- the lower end of the body region 32 is positioned above the lower end of each second gate region 42 . Accordingly, in the entire range where the body region 32 and each second gate region 42 face each other, a potential of each second gate region 42 (i.e., the graph B) is lower than a potential of the body region 32 (i.e., the graph A). Therefore, no channel is formed in the body region 32 , and the semiconductor device 1 remains off.
- each second gate region 42 and the body region 32 the potential is distributed to gradually decrease from the lower end toward the upper end, and hence a potential difference made between each second gate region 42 and the body region 32 is small at each depth. Accordingly, in this semiconductor device 1 , an electric field applied to each gate insulating film 24 in the off state is small. This semiconductor device 1 therefore has a high breakdown voltage.
- each gate wiring 50 When the potential of each gate wiring 50 is raised, a potential of the upper end of the corresponding second gate region 42 rises. Therefore, in the vicinity of the upper end of each second gate region 42 , the potential of the second gate region 42 becomes higher than the potential of the body region 32 . In a depth range where the potential of each second gate region 42 is sufficiently higher than the potential of the body region 32 , carriers are attracted to the corresponding gate insulating film 24 , thereby causing the body region 32 to turn to an n-type in a range in the vicinity of an interface between the body region 32 and the corresponding gate insulating film 24 . Consequently, a channel is formed in that range.
- each gate wiring 50 i.e., the potential of the upper end of each second gate region 42
- a gradient of the potential distribution in each second gate region 42 becomes gentle and the potential of the entire second gate region 42 rises, accordingly.
- the channel then extends downwardly along the interface between the body region 32 and each gate insulating film 24 , and connects each source region 30 and the corresponding drain region 36 .
- the semiconductor device 1 is thereby turned on.
- the potential of the drain electrode 80 decreases to a low potential (a potential close to 0 V).
- each of a potential of each drain region 36 and the potential of each fourth gate region 46 decreases to a low potential (a potential close to 0 V).
- each drain region 36 decreases to the low potential, the potential of approximately the entire body region 32 becomes low.
- the potential of each fourth gate region 46 becomes low, a reverse voltage is applied to the pn junction at the interface between each fourth gate region 46 and the corresponding third gate region 44 , and hence the potential of each third gate region 44 is maintained at the on-potential. Accordingly, the potential of approximately the entire second gate region 42 becomes the on-potential. Since the entire second gate region 42 has a potential higher than the potential of the entire body region 32 , the channel is maintained. The on state of the semiconductor device 1 is therefore maintained.
- each gate wiring 50 i.e., the potential of each first gate region 40
- the channel disappears from the body region 32 , and the semiconductor device 1 is turned of.
- the potential distribution inside the semiconductor device 1 then returns to the potential distribution shown in FIG. 3 .
- the semiconductor device 1 can be switched by changing the potential of each gate wiring 50 .
- this semiconductor device 1 in the off state the potential distribution in which the potential gradually increases from the upper side toward the lower side is caused in the active region 14 as well as each gate region 12 , to thereby suppress a large potential difference between the active region 14 and each gate region 12 . Accordingly, in this semiconductor device 1 , a high electric field is less likely to be applied to the gate insulating film 24 . This semiconductor device 1 therefore has a high breakdown voltage. Moreover, in this semiconductor device 1 in the on state, no unnecessary depletion layer extends in the active region 14 , and hence a current path is not restricted in the on state. Accordingly, a low on-resistance can be realized.
- a SiC substrate 100 is prepared, the entirety of which includes n-type SiC.
- an etching mask 130 having openings is formed on an upper surface of the SiC substrate 100 .
- a portion of the SiC substrate 100 positioned in each opening is etched by dry etching. Recesses 120 are thereby formed in the upper surface of the SiC substrate 100 .
- a first SiC layer 102 including p-type SiC is grown by epitaxial growth.
- the first SiC layer 102 is gown until a gap in the recess 120 is filled.
- an upper surface of the first SiC layer 102 is etched to be planarized as shown in FIG. 8 .
- the etching is performed until the first SiC layer 102 formed on the upper surface of the SiC substrate 100 in a range except for the each recess 120 is completely removed.
- a second SiC layer 104 including n-type SiC is grown, by epitaxial growth, on the upper surface of the SiC substrate 100 and the upper surface of the first SiC layers 102 .
- the second SiC layer 104 has an impurity concentration approximately equal to an n-type impurity concentration of the SiC substrate 100 . Accordingly, the second SiC layer 104 and the SiC substrate 100 are made into an integral n-type semiconductor region.
- an etching mask 132 having openings is formed on an upper surface of the second SiC layer 104 .
- a portion of the second SiC layer 104 positioned in each opening is etched by dry etching.
- Recesses 122 are thereby formed in the upper surface of the second SiC layer 104 .
- a third SiC layer 106 including p-type SiC is grown, by epitaxial growth, on the upper surface of the second SiC layer 104 and an inner surface of the recesses 122 .
- the third SiC layer 106 is grown until a gap in the recesses 122 is filled.
- the third SiC layer 105 has a p-type impurity concentration lower than a p-type impurity concentration of the first SiC layer 102 .
- p-type impurities are selectively implanted from an upper surface side of the third SiC layer 106 to thereby form p-type regions 108 and 110 as shown in FIG. 13 .
- Each p-type region 108 is formed to be positioned immediately above the corresponding first SiC layer 102 .
- Each p-type region 110 is formed at a position spaced apart from the corresponding p-type region 103 .
- the p-type regions 108 and 110 each have a p-type impurity concentration higher than the p-type impurity concentration of the third SiC layer 106 .
- n-type impurities are selectively implanted from the upper surface side of the third SiC layer 106 to thereby form n-type regions 112 as shown in FIG. 14 .
- trenches 22 are formed in the upper surface of the third SiC layer 106 , and each gate insulating film 24 is formed to fill the corresponding trench 22 .
- Each trench 22 is fanned to surround the corresponding p-type region 108 in a plan view.
- Each trench 22 is formed to a depth at which the trench 22 reaches the first SiC layer 102 .
- each interlayer insulating film 28 is formed to cover an upper surface of the corresponding p-type region 108 .
- each gate wiring SO is formed to reach the corresponding p-type region 108 from the upper surface of the corresponding interlayer insulating film 28
- the source electrodes 70 are formed to cover the upper surface of the third SiC layers 106 .
- the SiC substrate 100 is ground from a lower surface to expose a lower surface of the first SiC layer 102 and a lower surface of the second SiC layer 104 .
- the drain electrode 80 is then formed on the lower surface of the first SiC layer 102 and the lower surface of the second SiC layer 104 , to thereby complete the semiconductor device 1 shown in FIG. 2 .
- each of the drain regions 36 has a low concentration region 36 b and a high concentration region 36 a.
- Each low concentration region 36 b is an n-type region.
- Each low concentration region 36 b is in contact with the corresponding low concentration region 32 b in the body region 32 and the corresponding high concentration region 36 a in the drain region 36 .
- Each low concentration region 36 b is in contact with the corresponding gate insulating film 24 below the corresponding low concentration region 32 b.
- Each low concentration region 36 b is in contact with the corresponding gate insulating film 24 above the corresponding high concentration region 36 a.
- Each low concentration region 36 b has an n-type impurity concentration lower than an n-type impurity concentration of each high concentration region 36 a.
- the low concentration region 36 b faces the corresponding second gate region 42 via the corresponding gate insulating film 24 .
- the entire range of the low concentration region 36 b having a cross-sectional area larger than a cross-sectional area of the channel formed in the low concentration region 32 b can be used as a current path. Accordingly, an on-resistance can be reduced. Moreover, since the low concentration region 36 b has a lower n-type impurity concentration than each high concentration region 36 a does, a depletion layer spreads in the low concentration region 36 b in the off state of the semiconductor device. Therefore, the potential is distributed to gradually decrease from a lower end toward an upper end of the low concentration region 36 b.
- the low concentration region 36 b and each low concentration region 32 b face the corresponding second gate region 42 via the corresponding gate insulating film 24 . Therefore, the potential gradually decreases in both of the potential distribution from the lower end of the low concentration region 36 b to the upper end of the low concentration region 32 b, and the potential distribution from the lower end to the upper end of each second gate region 42 . Therefore, a potential difference made between each second gate region 42 and a semiconductor region which is a combination of each low concentration region 32 b and the low concentration region 36 b is small at each depth. Accordingly, an electric field applied to the gate insulating films 24 in the off state can be made small.
- the active region 14 further includes a plurality of drift regions 35 .
- Each of the drift regions 35 is a p-type region.
- Each drift region 35 is in contact with the corresponding low concentration region 36 b and the corresponding high concentration region 36 a.
- Each drill region 35 is in contact with the corresponding gate insulating film 24 below the corresponding low concentration region 36 b.
- Each drill region 35 is in contact with the corresponding gate insulating film 24 above the corresponding high concentration region 36 a.
- Each drift region 35 is separated from the corresponding low concentration region 32 b in the body region 32 by the corresponding low concentration region 36 b in the drain region 36 .
- Each low concentration region 36 b extends from a range between two of the drift regions 35 to a position above each of the two drift regions 35 , and is in contact with the corresponding gate insulating film 24 above each of the drift regions 35 .
- Each high concentration region 36 a is in contact with the corresponding drift region 35 in a range in contact with the gate insulating film 24 , and is in contact with the low concentration region 36 b in a range between the two drift regions 35 .
- Each drift region 35 has an impurity concentration approximately equal to a p-type impurity concentration of each low concentration region 32 b.
- the drift region 35 faces the second gate region 42 via the corresponding gate insulating film 24 .
- a channel formed in each drift region 35 and each low concentration region 36 b can be used as a current path in the on state of the semiconductor device. Accordingly, an on-resistance can be reduced. Moreover, since the drift region 35 has an impurity concentration approximately equal to the p-type impurity concentration of each low concentration region 32 b, a depletion layer spreads in the drift region 35 in the off state of the semiconductor device. Therefore, a potential difference made between each second gate region 42 and a semiconductor region that is a combination of each drift region 35 , the low concentration region 36 b, and each low concentration region 32 b is small. Accordingly, an electric field applied to the gate insulating film 24 in the off state can be made small.
- an upper end of the body region in a range in contact with the gate insulating film may be positioned at a same depth as or above an upper end of the second gate region in a range in contact with the gate insulating film.
- a potential in the vicinity of the upper end of the second gate region in the range in contact with the gate insulating film does not become higher than a potential of the body region in the range in contact with the gate insulating films, in the same depth range. Therefore, in the vicinity of the upper end of the body region, formation of a channel can be suppressed in the vicinity of an interface between the body region and the gate insulating film. That is, erroneous turn-on of the semiconductor device can be suppressed in a state in which an off-potential is applied to the gate wiring.
- a lower end of the body region in a range in contact with the gate insulating film may be positioned above a lower end of the second gate region in a range in contact with the gate insulating film.
- a potential in the vicinity of the lower end of the body region in the range in contact with the gate insulating film does not become lower than a potential of the second gate region in the range in contact with the gate insulating film, in the same depth range. Therefore, in the vicinity of the lower end of the body region, formation of a channel can be suppressed in the vicinity of an interface between the body region and the gate insulating film. That is, erroneous turn-on of the semiconductor device can be suppressed in a state in which an off-potential is applied to the gate wiring.
- the drain region may comprise a low concentration region being in contact with the body region and facing the second gate region via the gate insulating film, and a high concentration region being in contact with the gate insulating film below the low concentration region, being in contact with the drain electrode, and having an impurity concentration higher than an impurity concentration of the low concentration region.
- each low concentration region having a cross-sectional area larger than a cross-sectional area of the channel formed in the body region can be used as a current path. Accordingly, an on-resistance can be reduced. Moreover, since each low concentration region has a lower n-type impurity concentration than each high concentration region does, a depletion layer spreads in each low concentration region in the off state of the semiconductor device. Therefore, a potential is distributed to gradually decrease from a lower end toward an upper end of the low concentration region. In addition, each low concentration region and the body region face the corresponding second gate region via the corresponding insulating film.
- a potential gradually decreases in both of a potential distribution from the lower end of each low concentration region toward the upper end of the body region, and a potential distribution from the lower end toward the upper end of each second gate region, and hence a potential difference made between each second gate region and a semiconductor region that is a combination of the body region and each low concentration region is small at each depth. Accordingly, in the off state, an electric field applied to each gate insulating film can be made small.
- the active region may further comprise a drift region of the p-type being in contact with the low concentration region and the high concentration region, being in contact with the gate insulating film below the low concentration region and above the high concentration region, being separated from the body region by the low concentration region, and facing the second gate region via the gate insulating film.
- a channel formed in the drift region and the first drift region can be used as a current path. Accordingly, an on-resistance can be reduced. Moreover, since the drift region has a low p-type impurity concentration, a depletion layer spreads in the drift region in an off state of the semiconductor device. Therefore, a potential difference made between the second gate region and a semiconductor region that is a combination of the drift region, the low concentration region, and the body region is small. Accordingly, in the off state, an electric field applied to the gate insulating film can be made small.
Abstract
Description
- The disclosure herewith relates to a semiconductor device.
- Japanese Patent Application Publication No. 2015-019092 discloses a semiconductor device including a compound semiconductor substrate, a gate trench provided in an upper surface of the compound semiconductor substrate, and an intersection trench provided in the upper surface of the compound semiconductor substrate and having a depth larger than a depth of the gate trench. An inner surface of the gate trench is covered with an insulating film. A gate electrode is disposed in the gate trench. A source electrode is disposed in the intersection trench. Furthermore, the source electrode covers the upper surface of the compound semiconductor substrate. In this semiconductor device, the compound semiconductor substrate includes a source region, a body region, and a drift region. The source region is in contact with the insulating film and the source electrode. The body region is in contact with the insulating film below the source region. The drift region is in contact with the insulating film below the body region. The drift region is in Schottky contact with the source electrode at a lower end of the intersection trench.
- In the semiconductor device in Japanese Patent Application Publication No. 2015-019092, the intersection trench having the depth larger than the depth of the gate trench is fanned next to the gate trench. In the intersection trench, the source electrode being in Schottky contact with the drift region is formed. When this semiconductor device is turned off, a depletion layer that extends from an interface between the source electrode and the drift region (i.e., a Schottky contact surface) into the drift region extends toward a bottom surface of the gate trench. The bottom surface of the gate trench is at a position shallower than a position of a bottom surface of the intersection trench. Accordingly, the periphery of the bottom surface of the gate trench is depleted, and electric field concentration in the vicinity of the bottom surface of the gate trench is suppressed. In other words, electric field concentration on the insulating film in the vicinity of the bottom surface of the gate trench can be relieved.
- In this semiconductor device, however, owing to the depletion layer that extends from the interface between the source electrode and the drift region the Schottky contact surface) into the drift region, a path through which current can flow is narrowed. Consequently, an on-resistance is increased. The present specification discloses an art with which electric field concentration on the insulating film can be relieved and an increase in on-resistance can be suppressed.
- A semiconductor device disclosed herein may comprise a compound semiconductor substrate including a gate region and an active region, a trench provided in an upper surface of the compound semiconductor substrate and provided in a range between the gate region and the active region, a gate insulating film disposed in the trench, a source electrode provided on an upper surface of the active region, a drain electrode provided on a lower surface of the compound semiconductor substrate, and a gate wiring provided on an upper surface of the gate region. The gate region may comprises a first gate region of a p-type being in contact with the gate insulating film and being connected to the gate wiring, a second gate region of the p-type being in contact with the gate insulating film below the first gate region and having a p-type impurity concentration lower than a p-type impurity concentration of the first gate region, a third gate region of an n-type being in contact with the gate insulating film below the second gate region, and a fourth gate region of the p-type being in contact with the gate insulating film below the third gate region and being in contact with the drain electrode. The active region may comprise a source region of the n-type being in contact with the source electrode and the gate insulating film, a body region of the p-type being in contact with the source electrode, being in contact with the gate insulating film below the source region, and facing the second gate region via the gate insulating film, and a drain region of the n-type being in contact with the gate insulating film below the body region and being in contact with the drain electrode.
- When the semiconductor device described above is used, a voltage is applied between the drain electrode and the source electrode, the voltage causing the drain electrode to have a high potential. Moreover, a potential of the gate wiring is controlled to change between an on-potential higher than a potential of the source electrode and lower than a potential of the drain electrode, and an off-potential lower than the on-potential.
- In an off state of the semiconductor device, the off-potential (a low potential) is applied to the source electrode. Moreover, in the off state of the semiconductor device, the potential of the drain electrode is much higher than the potential of the source electrode. Since the gate wiring is connected to the first gate region, and the first gate region has a high p-type impurity concentration, a potential of the first gate region is approximately equal to the potential of the gate wiring (the off-potential). Moreover, since the drain electrode is in contact with the fourth gate region, a potential of the fourth gate region is approximately equal to the potential of the drain electrode. Moreover, when the drain electrode has a high potential, a forward voltage is applied to a pn junction at an interface between the fourth gate region and the third gate region, and hence a potential of the third gate region is approximately equal to the potential of the fourth gate region. Since a reverse voltage is applied to a pa junction at an interface between the third gate region and the second gate region, a state occurs in which a depletion layer extends from the third gate region to the second gate region. Therefore, a lower end of the second gate region (an end portion on the third gate region side) has a potential approximately equal to the potential of the drain electrode, and an upper end of the second gate region (an end portion on the first gate region side) has a potential approximately equal to the off-potential, causing a potential distribution in which a potential gradually decreases from the lower end toward the upper end of the second gate region. Moreover, in the off state of the semiconductor device, the source region has a potential approximately equal to the potential of the source electrode, and the drain region has a potential approximately equal to the potential of the drain electrode. Since a reverse voltage is applied to a pa junction at an interface between the drain region and the body region, a state occurs in which a depletion layer extends from the drain region to the body region. Therefore, a lower end of the body region (an end portion on the drain region side) has a potential approximately equal to the potential of the drain electrode, and an upper end of the body region (an end portion on the source region side) has a potential approximately equal to the potential of the source electrode, causing a potential distribution in which a potential gradually decreases from the lower end toward the upper end of the body region. As such, in both of the second gate region and the body region that face each other via the gate insulating film, the potential distribution is obtained in which the potential gradually decreases from the lower end toward the upper end, and hence a potential difference made between the second gate region and the body region is small at each depth. Accordingly, in this semiconductor device, an electric field applied to the gate insulating film in the off state is small. This semiconductor device therefore has a high breakdown voltage.
- When the potential of the gate wiring is raised, the potential of the upper end of the second gate region rises. Therefore, in a vicinity of the upper end of the second gate region, a potential of the second gate region becomes higher than a potential of the body region. In a depth range where the potential of the second gate region is sufficiently higher than the potential of the body region, carriers are attracted to the gate insulating film, thereby causing the body region to turn to an n-type in a range in a vicinity of an interface between the body region and the gate insulating film. Consequently, a channel is formed in that range. When the potential of the gate wiring (i.e., the potential of the upper end of the second gate region) is raised, a gradient of the potential distribution in the second gate region becomes gentle and the potential of the entire second gate region rises, accordingly. The channel then extends downwardly along the interface between the body region and the gate insulating film, and connects the source region and the drain region. The semiconductor device is thereby turned on. In this semiconductor device, no unnecessary depletion layer extends in the active region, and hence a current path is not restricted in the on state. Accordingly, a low on-resistance can be realized.
-
FIG. 1 is a top view of a semiconductor device of a first embodiment; -
FIG. 2 is a cross-sectional view taken along a line II-II ofFIG. 1 ; -
FIG. 3 is a diagram illustrating a potential distribution in the semiconductor device of the first embodiment in an off state in a thickness direction; -
FIG. 4 is a diagram illustrating a potential distribution in the semiconductor device of the first embodiment in an on state in the thickness direction; -
FIG. 5 is a cross-sectional view illustrating a step of manufacturing the semiconductor device of the first embodiment; -
FIG. 6 is a cross-sectional view illustrating a step of manufacturing the semiconductor device of the first embodiment; -
FIG. 7 is a cross-sectional view illustrating a step of manufacturing the semiconductor device of the first embodiment; -
FIG. 8 is a cross-sectional view illustrating a step of manufacturing the semiconductor device of the first embodiment; -
FIG. 9 is a cross-sectional view illustrating a step of manufacturing the semiconductor device of the first embodiment; -
FIG. 10 is a cross-sectional view illustrating a step of manufacturing the semiconductor device of the first embodiment; -
FIG. 11 is a cross-sectional view illustrating a step of manufacturing the semiconductor device of the first embodiment; -
FIG. 12 is a cross-sectional view illustrating a step of manufacturing the semiconductor device of the first embodiment; -
FIG. 13 is a cross-sectional view illustrating a step of manufacturing the semiconductor device of the first embodiment; -
FIG. 14 is a cross-sectional view illustrating a step of manufacturing the semiconductor device of the first embodiment; -
FIG. 15 is a cross-sectional view illustrating a step of manufacturing the semiconductor device of the first embodiment; -
FIG. 16 is a cross-sectional view illustrating a step of manufacturing the semiconductor device of the first embodiment; -
FIG. 17 is a cross-sectional view of a semiconductor device of a second embodiment (and corresponds toFIG. 2 ); and -
FIG. 18 is a cross-sectional view of a semiconductor device of a third embodiment (and corresponds toFIG. 2 ). - Representative, non-limiting examples of the present invention will now be described in further detail with reference to the attached drawings. This detailed description is merely intended to teach a person of skill in the art further details for practicing preferred aspects of the present teachings and is not intended to limit the scope of the invention. Furthermore, each of the additional features and teachings disclosed below may be utilized separately or in conjunction with other features and teachings to provide improved semiconductor device, as well as methods for using and manufacturing the same.
- Moreover, combinations of features and steps disclosed in the following detailed description may not be necessary to practice the invention in the broadest sense, and are instead taught merely to particularly describe representative examples of the invention. Furthermore, various features of the above-described and below-described representative examples, as well as the various independent and dependent claims, may be combined in ways that are not specifically and explicitly enumerated in order to provide additional useful embodiments of the present teachings.
- All features disclosed in the description and/or the claims are intended to be disclosed separately and independently from each other for the purpose of original written disclosure, as well as for the purpose of restricting the claimed subject matter, independent of the compositions of the features in the embodiments and/or the claims. In addition, all value ranges or indications of groups of entities are intended to disclose every possible intermediate value or intermediate entity for the purpose of original written disclosure, as well as for the purpose of restricting the claimed subject matter.
-
FIGS. 1 and 2 each show asemiconductor device 1 of a first embodiment. As shown inFIG. 2 , thesemiconductor device 1 has a compound semiconductor substrate 2 (hereinafter simply referred to as a semiconductor substrate 2),source electrodes 70, adrain electrode 80, gate wirings 50, insulating films, and the like. Thesemiconductor substrate 2 is constituted of a compound semiconductor that has a band gap wider than a band gap of silicon (Si), and examples of a material that can be used for thesemiconductor substrate 2 include silicon carbide (SiC), gallium nitride (GaN), and the like. In the present embodiment, thesemiconductor substrate 2 is constituted of SiC. It should be noted that, inFIG. 1 , a configuration positioned above anupper surface 2 a of thesemiconductor substrate 2 is not shown for ease of viewing the drawing. In the following, a direction parallel to theupper surface 2 a of thesemiconductor substrate 2 will be referred to as an x-direction, a direction parallel to theupper surface 2 a and orthogonal to the x-direction will be referred to as a y-direction, and a thickness direction of thesemiconductor substrate 2 will be referred to as a z-direction. - As shown in
FIG. 2 , thesemiconductor substrate 2 hasgate regions 12 and anactive region 14. Each of thegate regions 12 is a region that formations as a gate when thesemiconductor device 1 is turned on and off. Theactive region 14 is a region that functions as a current-carrying path when thesemiconductor device 1 is on. - In the
upper surface 2 a of thesemiconductor substrate 2, a plurality oftrenches 22 is provided. As shown inFIG. 1 , each of thetrenches 22 has twolongitudinal portions 22 a each extending long in the y-direction, and twolateral portions 22 b each extending in the x-direction and connecting end portions of the twolongitudinal portions 22 a each other. Eachtrench 22 is formed into a rectangular frame shape, in a plan view, by the twolongitudinal portions 22 a and the twolateral portions 22 b. Thetrenches 22 are arranged to be spaced apart from each other in the x-direction. A region positioned on an inner circumferential side of eachtrench 22 is thegate region 12. A region positioned on an outer circumferential side of eachtrench 22 is theactive region 14. In other words, a plurality of thegate regions 12 and theactive region 14 that surrounds each of thegate regions 12 are provided in thesemiconductor substrate 2. As shown inFIGS. 1 and 2 , agate insulating film 24 is disposed in eachtrench 22 with no gap left. - As shown in
FIG. 2 , an upper surface of eachgate region 12 is covered with aninterlayer insulating film 28. Each of the gate wirings 50 is provided on an upper surface of the correspondinginterlayer insulating film 28, penetrates theinterlayer insulating film 28, and reaches theupper surface 2 a of thesemiconductor substrate 2. Moreover, thesource electrodes 70 are provided on an upper surface of theactive region 14. Thesource electrodes 70 are in contact with theupper surface 2 a of thesemiconductor substrate 2 in a portion where theinterlayer insulating films 28 are not provided (i.e., in a range of the active region 14). Eachgate region 12 is insulated from thesource electrode 70 by the correspondinginterlayer insulating film 28.Gate wirings 50 and thesource electrodes 70 are insulated from each other. Thedrain electrode 80 is provided on alower surface 2 b of thesemiconductor substrate 2. Thedrain electrode 80 is in contact with thelower surface 2 b of thesemiconductor substrate 2. - Next, an internal configuration of each
gate region 12 will be described. Thegate regions 12 each have approximately the same configuration, and hence only a configuration of onegate region 12 will be described. As shown inFIG. 2 , thegate region 12 has afirst gate region 40, asecond gate region 42, athird gate region 44, and afourth gate region 46 provided therein. - The
first gate region 40 is a p-type region. Thefirst gate region 40 is disposed in a range located at theupper surface 2 a of thesemiconductor substrate 2, and is in contact with theinterlayer insulating film 28. Moreover, thefirst gate region 40 is in contact with thegate insulating film 24. Thefirst gate region 40 is connected to thegate wiring 50. Thegate wiring 50 is connected to a bonding pad at a position not shown. Accordingly; a potential of thefirst gate region 40 can be controlled externally via the bonding pad and thegate wiring 50. In the present embodiment, thefirst gate region 40 has a p-type impurity concentration of 1×1019 cm3 or more. - The
second gate region 42 is a p-type region. As shown inFIG. 2 , thesecond gate region 42 is disposed below thefirst gate region 40, and is in contact with thefirst gate region 40. Thesecond gate region 42 is in contact with thegate insulating film 24 below thefirst gate region 40. Thesecond gate region 42 has a p-type impurity concentration lower than the p-type impurity concentration of thefirst gate region 40. In the present embodiment, thesecond gate region 42 has a p-type impurity concentration less than 1×1019 cm−3. - The
third gate region 44 is an n-type region. Thethird gate region 44 is disposed below thesecond gate region 42, and is in contact with thesecond gate region 42. Thethird gate region 44 is separated from thefirst gate region 40 by thesecond gate region 42. Thethird gate region 44 is in contact with thegate insulating film 24 below thesecond gate region 42. - The
fourth gate region 46 is a p-type region. Thefourth gate region 46 is disposed below thethird gate region 44, and is in contact with thethird gate region 44. Thefourth gate region 46 is separated from thesecond gate region 42 by thethird gate region 44. Thefourth gate region 46 is in contact with thegate insulating film 24 below thethird gate region 44. Thefourth gate region 46 is disposed in a range located at thelower surface 2 b of thesemiconductor substrate 2. Thefourth gate region 46 is in ohmic contact with thedrain electrode 80. - Next, an internal configuration of the
active region 14 will be described. As shown inFIG. 2 , theactive region 14 has a plurality ofsource regions 30, abody region 32, and drainregions 36 provided therein. - Each of the
source regions 30 is an n-type region. Eachsource region 30 is disposed in the range located at theupper surface 2 a of thesemiconductor substrate 2, and is in ohmic contact with thecorresponding source electrode 70. Eachsource region 30 is in contact with the correspondinggate insulating film 24 on an outer side surface of corresponding one of thelongitudinal portions 22 a of thetrench 22. Eachsource region 30 is in contact with the correspondinggate insulating film 24 at an upper end portion of thesemiconductor substrate 2. - The
body region 32 is a p-type region. Thebody region 32 is in contact withsource regions 30. Thebody region 32 extends from a range between the twosource regions 30 to a position below eachsource region 30. Thebody region 32 hashigh concentration regions 32 a and alow concentration region 32 b. Eachhigh concentration region 32 a has a p-type impurity concentration higher than thelow concentration region 32 b does. Eachhigh concentration region 32 a is disposed in the range between the twosource regions 30 so as to be located at theupper surface 2 a. Thehigh concentration regions 32 a are in ohmic contact with thesource electrodes 70. Thelow concentration region 32 b is in contact with thegate insulating film 24 below thesource regions 30. Moreover, as shown in FIG I, thelow concentration region 32 b is also disposed in a range adjacent to outer side surfaces of thelateral portions 22 b of thetrenches 22. Thelow concentration region 32 b is in contact with thegate insulating films 24 at the outer side surfaces of thelateral portions 22 b of thetrenches 22. As shown inFIG. 2 , an upper end of thelow concentration region 32 b in a range in contact with eachgate insulating film 24 below the corresponding source region 30 (i.e., thelow concentration region 32 b in a range adjacent to the outer side surface of correspondinglongitudinal portion 22 a of the trench 22) is positioned at approximately the same depth as an upper end of eachsecond gate region 42 in a range in contact with the correspondinggate insulating film 24. Moreover, a lower end of thelow concentration region 32 b in the range in contact with eachgate insulating film 24 is positioned above a lower end of eachsecond gate region 42 in the range in contact with the correspondinggate insulating film 24. Thelow concentration region 32 b faces eachsecond gate region 42 via the correspondinggate insulating films 24. It should be noted that the upper end of thelow concentration region 32 b in the range in contact with eachgate insulating film 24 below thecorresponding source region 30 may be positioned above the upper end of eachsecond gate region 42 in the range in contact with the correspondinggate insulating film 24. - The
drain regions 36 are n-type regions. Eachdrain region 36 is disposed below thelow concentration region 32b, and is in contact with thelow concentration region 32 b. Eachdrain region 36 is separated from the correspondingsource regions 30 by thebody region 32. Eachdrain region 36 is in contact with the correspondinggate insulating film 24 below thelow concentration region 32 b. Eachdrain region 36 is disposed in the range located at thelower surface 2 b of thesemiconductor substrate 2. Thedrain regions 36 are in ohmic contact with thedrain electrode 80. Moreover, eachdrain region 36 is in contact with the correspondingfourth gate region 46 below the correspondingtrench 22. - When this semiconductor device I is used, the
semiconductor device 1, a load (e.g. a motor), and a power supply are connected in series. A power supply voltage is applied to a series circuit made of thesemiconductor device 1 and the load. The power supply voltage is applied between thedrain electrode 80 and thesource electrodes 70 in such a direction as to allow thedrain electrode 80 to have a high potential. Moreover, a potential of eachgate wiring 50 is controlled to change between an on-potential higher than a potential of thesource electrodes 70 and lower than a potential of thedrain electrode 80, and an off-potential lower than the on-potential. -
FIG. 3 illustrates potential distributions in theactive region 14 and eachgate region 12 in a state in which the potential of eachgate wiring 50 is controlled to the off-potential (i.e., a state in which thesemiconductor device 1 is off). In.FIG. 3 , an axis of ordinates shows a position in the z-direction, and an axis of abscissas shows a potential. It should be noted that inFIG. 3 , the potential in the axis of abscissas is shown with the potential of thesource electrode 70 set as a reference potential (0V). A graph A inFIG. 3 shows the potential distribution in theactive region 14, while a graph B inFIG. 3 shows the potential distribution in eachgate region 12. In the present embodiment, the off-potential is equal to or lower than the potential of the source electrode 70 (i.e., a potential equal to or lower than 0 V). Since thesemiconductor device 1 is turned off a potential VH much higher than the potential of the source electrode 70 (a potential approximately equal to an output potential of the power supply) is applied to thedrain electrode 80. - Since each
gate wiring 50 is connected to the correspondingfirst gate region 40, and eachfirst gate region 40 has a high p-type impurity concentration, a potential of thefirst gate region 40 is approximately equal to the potential of each gate wiring 50 (the off-potential). Moreover, since thedrain electrode 80 is in contact with thefourth gate regions 46, a potential of eachthird gate region 46 is approximately equal to the potential of the drain electrode 80 (i.e., the high potential VH). Moreover, when the high potential VH is applied to thedrain electrode 80, a forward voltage is applied to a pn junction at an interface between eachfourth gate region 46 and the correspondingthird gate region 44, and hence a potential of eachthird gate region 44 is approximately equal to the potential of the corresponding fourth gate region 46 (i.e., the high potential VH). Moreover, since a reverse voltage is applied to a pn junction at an interface between eachthird gate region 44 and the correspondingsecond gate region 42, a state occurs in which a depletion layer extends from eachthird gate region 44 to the correspondingsecond gate region 42. Therefore, the lower end of each second gate region 42 (an end portion on thethird gate region 44 side) has a potential approximately equal to the potential of thedrain electrode 80, and the upper end of each second gate region 42 (an end portion on thefirst gate region 40 side) has a potential approximately equal to the off-potential, causing a potential distribution in which a potential gradually decreases from the lower end toward the upper end of eachsecond gate region 42. - Moreover, in the off state of the
semiconductor device 1, eachsource region 30 has a potential approximately equal to the potential of the source electrodes 70 (i.e., 0 V), and eachdrain region 36 has a potential approximately equal to the potential of the drain electrode 80 (i.e., the high potential VH). Since a reverse voltage is applied to a pn junction at an interface between eachdrain region 36 and the body region 32 (thelow concentration region 32 b), a state occurs in which a depletion layer extends from eachdrain region 36 to the body region 32 (thelow concentration region 32 b). Therefore, a lower end of the body region 32 (an end portion on thedrain region 36 side) has a potential approximately equal to the potential of thedrain electrode 80, and an upper end of the body region 32 (an end portion on thesource region 30 side) has a potential approximately equal to the potential of thesource electrodes 70, causing a potential distribution in which a potential gradually decreases from the lower end toward the upper end of thebody region 32. - As such, in both of each
second gate region 42 and thebody region 32 that face each other via the correspondinggate insulating film 24, the potential distribution is obtained in which the potential gradually decreases from the lower end toward the upper end. In the range in contact with eachgate insulating film 24, the upper end of the body region 32 (thelow concentration region 32 b) is positioned at approximately the same depth as the upper end of eachsecond gate region 42, and the lower end of thebody region 32 is positioned above the lower end of eachsecond gate region 42. Accordingly, in the entire range where thebody region 32 and eachsecond gate region 42 face each other, a potential of each second gate region 42 (i.e., the graph B) is lower than a potential of the body region 32 (i.e., the graph A). Therefore, no channel is formed in thebody region 32, and thesemiconductor device 1 remains off. - Moreover, in both of each
second gate region 42 and thebody region 32, the potential is distributed to gradually decrease from the lower end toward the upper end, and hence a potential difference made between eachsecond gate region 42 and thebody region 32 is small at each depth. Accordingly, in thissemiconductor device 1, an electric field applied to eachgate insulating film 24 in the off state is small. Thissemiconductor device 1 therefore has a high breakdown voltage. - When the potential of each
gate wiring 50 is raised, a potential of the upper end of the correspondingsecond gate region 42 rises. Therefore, in the vicinity of the upper end of eachsecond gate region 42, the potential of thesecond gate region 42 becomes higher than the potential of thebody region 32. In a depth range where the potential of eachsecond gate region 42 is sufficiently higher than the potential of thebody region 32, carriers are attracted to the correspondinggate insulating film 24, thereby causing thebody region 32 to turn to an n-type in a range in the vicinity of an interface between thebody region 32 and the correspondinggate insulating film 24. Consequently, a channel is formed in that range. When the potential of each gate wiring 50 (i.e., the potential of the upper end of eachsecond gate region 42 is raised, a gradient of the potential distribution in eachsecond gate region 42 becomes gentle and the potential of the entiresecond gate region 42 rises, accordingly. The channel then extends downwardly along the interface between thebody region 32 and eachgate insulating film 24, and connects eachsource region 30 and thecorresponding drain region 36. Thesemiconductor device 1 is thereby turned on. When thesemiconductor device 1 is turned on, the potential of thedrain electrode 80 decreases to a low potential (a potential close to 0 V). Accordingly, as shown inFIG. 4 , each of a potential of eachdrain region 36 and the potential of eachfourth gate region 46 decreases to a low potential (a potential close to 0 V). When the potential of eachdrain region 36 decreases to the low potential, the potential of approximately theentire body region 32 becomes low. On the other hand, even if the potential of eachfourth gate region 46 becomes low, a reverse voltage is applied to the pn junction at the interface between eachfourth gate region 46 and the correspondingthird gate region 44, and hence the potential of eachthird gate region 44 is maintained at the on-potential. Accordingly, the potential of approximately the entiresecond gate region 42 becomes the on-potential. Since the entiresecond gate region 42 has a potential higher than the potential of theentire body region 32, the channel is maintained. The on state of thesemiconductor device 1 is therefore maintained. Subsequently, when the potential of each gate wiring 50 (i.e., the potential of each first gate region 40) is decreased to a low potential, the channel disappears from thebody region 32, and thesemiconductor device 1 is turned of. The potential distribution inside thesemiconductor device 1 then returns to the potential distribution shown inFIG. 3 . As such, thesemiconductor device 1 can be switched by changing the potential of eachgate wiring 50. - As described above, in this
semiconductor device 1 in the off state, the potential distribution in which the potential gradually increases from the upper side toward the lower side is caused in theactive region 14 as well as eachgate region 12, to thereby suppress a large potential difference between theactive region 14 and eachgate region 12. Accordingly, in thissemiconductor device 1, a high electric field is less likely to be applied to thegate insulating film 24. Thissemiconductor device 1 therefore has a high breakdown voltage. Moreover, in thissemiconductor device 1 in the on state, no unnecessary depletion layer extends in theactive region 14, and hence a current path is not restricted in the on state. Accordingly, a low on-resistance can be realized. - Next, a method of manufacturing the
semiconductor device 1 in First Embodiment will be described. Initially, as shown inFIG. 5 , aSiC substrate 100 is prepared, the entirety of which includes n-type SiC. Next, as shown inFIG. 6 , anetching mask 130 having openings is formed on an upper surface of theSiC substrate 100. Next, a portion of theSiC substrate 100 positioned in each opening is etched by dry etching.Recesses 120 are thereby formed in the upper surface of theSiC substrate 100. - Next, as shown in
FIG. 7 , on the upper surface of theSiC substrate 100 and an inner surface of the eachrecess 120, afirst SiC layer 102 including p-type SiC is grown by epitaxial growth. Here, thefirst SiC layer 102 is gown until a gap in therecess 120 is filled. Once thefirst SiC layer 102 is grown, an upper surface of thefirst SiC layer 102 is etched to be planarized as shown inFIG. 8 . At this time, the etching is performed until thefirst SiC layer 102 formed on the upper surface of theSiC substrate 100 in a range except for the eachrecess 120 is completely removed. - Next, as shown in
FIG. 9 , asecond SiC layer 104 including n-type SiC is grown, by epitaxial growth, on the upper surface of theSiC substrate 100 and the upper surface of the first SiC layers 102. Thesecond SiC layer 104 has an impurity concentration approximately equal to an n-type impurity concentration of theSiC substrate 100. Accordingly, thesecond SiC layer 104 and theSiC substrate 100 are made into an integral n-type semiconductor region. - Next, as shown in
FIG. 10 , anetching mask 132 having openings is formed on an upper surface of thesecond SiC layer 104. Next, a portion of thesecond SiC layer 104 positioned in each opening is etched by dry etching.Recesses 122 are thereby formed in the upper surface of thesecond SiC layer 104. - Next, as shown in
FIG. 11 , athird SiC layer 106 including p-type SiC is grown, by epitaxial growth, on the upper surface of thesecond SiC layer 104 and an inner surface of therecesses 122. Here, thethird SiC layer 106 is grown until a gap in therecesses 122 is filled. The third SiC layer 105 has a p-type impurity concentration lower than a p-type impurity concentration of thefirst SiC layer 102. Once thethird SiC layer 106 is grown, an upper surface of thethird SiC layer 106 is etched to be planarized as shown inFIG. 12 . - Next, p-type impurities are selectively implanted from an upper surface side of the
third SiC layer 106 to thereby form p-type regions FIG. 13 . Each p-type region 108 is formed to be positioned immediately above the correspondingfirst SiC layer 102. Each p-type region 110 is formed at a position spaced apart from the corresponding p-type region 103. The p-type regions third SiC layer 106. - Next, n-type impurities are selectively implanted from the upper surface side of the
third SiC layer 106 to thereby form n-type regions 112 as shown inFIG. 14 . - Next, as shown in
FIG. 15 ,trenches 22 are formed in the upper surface of thethird SiC layer 106, and eachgate insulating film 24 is formed to fill the correspondingtrench 22. Eachtrench 22 is fanned to surround the corresponding p-type region 108 in a plan view. Eachtrench 22 is formed to a depth at which thetrench 22 reaches thefirst SiC layer 102. - Next, as shown in
FIG. 16 , each interlayer insulatingfilm 28 is formed to cover an upper surface of the corresponding p-type region 108. Next, each gate wiring SO is formed to reach the corresponding p-type region 108 from the upper surface of the correspondinginterlayer insulating film 28, and thesource electrodes 70 are formed to cover the upper surface of the third SiC layers 106. Subsequently, theSiC substrate 100 is ground from a lower surface to expose a lower surface of thefirst SiC layer 102 and a lower surface of thesecond SiC layer 104. Thedrain electrode 80 is then formed on the lower surface of thefirst SiC layer 102 and the lower surface of thesecond SiC layer 104, to thereby complete thesemiconductor device 1 shown inFIG. 2 . - Next, a semiconductor device in second embodiment will be described. In the following, only a configuration different from that in first embodiment will be described, and a configuration similar to that in first embodiment has the same numeral attached thereto, and detailed description thereof will be omitted.
- As shown in
FIG. 17 , each of thedrain regions 36 has alow concentration region 36 b and ahigh concentration region 36 a. Eachlow concentration region 36 b is an n-type region. Eachlow concentration region 36 b is in contact with the correspondinglow concentration region 32 b in thebody region 32 and the correspondinghigh concentration region 36 a in thedrain region 36. Eachlow concentration region 36 b is in contact with the correspondinggate insulating film 24 below the correspondinglow concentration region 32 b. Eachlow concentration region 36 b is in contact with the correspondinggate insulating film 24 above the correspondinghigh concentration region 36 a. Eachlow concentration region 36 b has an n-type impurity concentration lower than an n-type impurity concentration of eachhigh concentration region 36 a. Thelow concentration region 36 b faces the correspondingsecond gate region 42 via the correspondinggate insulating film 24. - In the semiconductor device n second embodiment in the on state, the entire range of the
low concentration region 36 b having a cross-sectional area larger than a cross-sectional area of the channel formed in thelow concentration region 32 b can be used as a current path. Accordingly, an on-resistance can be reduced. Moreover, since thelow concentration region 36 b has a lower n-type impurity concentration than eachhigh concentration region 36 a does, a depletion layer spreads in thelow concentration region 36 b in the off state of the semiconductor device. Therefore, the potential is distributed to gradually decrease from a lower end toward an upper end of thelow concentration region 36 b. In addition, thelow concentration region 36 b and eachlow concentration region 32 b face the correspondingsecond gate region 42 via the correspondinggate insulating film 24. Therefore, the potential gradually decreases in both of the potential distribution from the lower end of thelow concentration region 36 b to the upper end of thelow concentration region 32 b, and the potential distribution from the lower end to the upper end of eachsecond gate region 42. Therefore, a potential difference made between eachsecond gate region 42 and a semiconductor region which is a combination of eachlow concentration region 32 b and thelow concentration region 36 b is small at each depth. Accordingly, an electric field applied to thegate insulating films 24 in the off state can be made small. - Next, a semiconductor device in third embodiment will be described. As shown in
FIG. 18 , theactive region 14 further includes a plurality ofdrift regions 35. Each of thedrift regions 35 is a p-type region. Eachdrift region 35 is in contact with the correspondinglow concentration region 36 b and the correspondinghigh concentration region 36 a. Eachdrill region 35 is in contact with the correspondinggate insulating film 24 below the correspondinglow concentration region 36 b. Eachdrill region 35 is in contact with the correspondinggate insulating film 24 above the correspondinghigh concentration region 36 a. Eachdrift region 35 is separated from the correspondinglow concentration region 32 b in thebody region 32 by the correspondinglow concentration region 36 b in thedrain region 36. Eachlow concentration region 36 b extends from a range between two of thedrift regions 35 to a position above each of the twodrift regions 35, and is in contact with the correspondinggate insulating film 24 above each of thedrift regions 35. Eachhigh concentration region 36 a is in contact with thecorresponding drift region 35 in a range in contact with thegate insulating film 24, and is in contact with thelow concentration region 36 b in a range between the twodrift regions 35. Eachdrift region 35 has an impurity concentration approximately equal to a p-type impurity concentration of eachlow concentration region 32 b. Thedrift region 35 faces thesecond gate region 42 via the correspondinggate insulating film 24. - In the semiconductor device in third embodiment, a channel formed in each
drift region 35 and eachlow concentration region 36 b can be used as a current path in the on state of the semiconductor device. Accordingly, an on-resistance can be reduced. Moreover, since thedrift region 35 has an impurity concentration approximately equal to the p-type impurity concentration of eachlow concentration region 32 b, a depletion layer spreads in thedrift region 35 in the off state of the semiconductor device. Therefore, a potential difference made between eachsecond gate region 42 and a semiconductor region that is a combination of eachdrift region 35, thelow concentration region 36 b, and eachlow concentration region 32 b is small. Accordingly, an electric field applied to thegate insulating film 24 in the off state can be made small. - The technologies disclosed in the present teachings will hereinafter be enumerated. It should be noted that technological elements below are useful independently of each other.
- In a configuration disclosed herein as an example, an upper end of the body region in a range in contact with the gate insulating film may be positioned at a same depth as or above an upper end of the second gate region in a range in contact with the gate insulating film.
- According to this configuration, in an off state of the semiconductor device, a potential in the vicinity of the upper end of the second gate region in the range in contact with the gate insulating film does not become higher than a potential of the body region in the range in contact with the gate insulating films, in the same depth range. Therefore, in the vicinity of the upper end of the body region, formation of a channel can be suppressed in the vicinity of an interface between the body region and the gate insulating film. That is, erroneous turn-on of the semiconductor device can be suppressed in a state in which an off-potential is applied to the gate wiring.
- In a configuration disclosed herein as an example, a lower end of the body region in a range in contact with the gate insulating film may be positioned above a lower end of the second gate region in a range in contact with the gate insulating film.
- According to this configuration, in an off state of the semiconductor device, a potential in the vicinity of the lower end of the body region in the range in contact with the gate insulating film does not become lower than a potential of the second gate region in the range in contact with the gate insulating film, in the same depth range. Therefore, in the vicinity of the lower end of the body region, formation of a channel can be suppressed in the vicinity of an interface between the body region and the gate insulating film. That is, erroneous turn-on of the semiconductor device can be suppressed in a state in which an off-potential is applied to the gate wiring.
- In a configuration disclosed herein as an example, the drain region may comprise a low concentration region being in contact with the body region and facing the second gate region via the gate insulating film, and a high concentration region being in contact with the gate insulating film below the low concentration region, being in contact with the drain electrode, and having an impurity concentration higher than an impurity concentration of the low concentration region.
- According to this configuration, in an on state of the semiconductor device, the entire range of each low concentration region having a cross-sectional area larger than a cross-sectional area of the channel formed in the body region can be used as a current path. Accordingly, an on-resistance can be reduced. Moreover, since each low concentration region has a lower n-type impurity concentration than each high concentration region does, a depletion layer spreads in each low concentration region in the off state of the semiconductor device. Therefore, a potential is distributed to gradually decrease from a lower end toward an upper end of the low concentration region. In addition, each low concentration region and the body region face the corresponding second gate region via the corresponding insulating film. Therefore, a potential gradually decreases in both of a potential distribution from the lower end of each low concentration region toward the upper end of the body region, and a potential distribution from the lower end toward the upper end of each second gate region, and hence a potential difference made between each second gate region and a semiconductor region that is a combination of the body region and each low concentration region is small at each depth. Accordingly, in the off state, an electric field applied to each gate insulating film can be made small.
- In a configuration disclosed herein as an example, the active region may further comprise a drift region of the p-type being in contact with the low concentration region and the high concentration region, being in contact with the gate insulating film below the low concentration region and above the high concentration region, being separated from the body region by the low concentration region, and facing the second gate region via the gate insulating film.
- According to this configuration, in an on state of the semiconductor device, a channel formed in the drift region and the first drift region can be used as a current path. Accordingly, an on-resistance can be reduced. Moreover, since the drift region has a low p-type impurity concentration, a depletion layer spreads in the drift region in an off state of the semiconductor device. Therefore, a potential difference made between the second gate region and a semiconductor region that is a combination of the drift region, the low concentration region, and the body region is small. Accordingly, in the off state, an electric field applied to the gate insulating film can be made small.
- Specific examples of the present invention has been described in detail, however, these are mere exemplary indications and thus do not limit the scope of the claims. The art described in the claims include modifications and variations of the specific examples presented above. Technical features described in the description and the drawings may technically be useful alone or in various combinations, and are not limited to the combinations as originally claimed. Further, the art described in the description and the drawings may concurrently achieve a plurality of aims, and technical significance thereof resides in achieving any one of such aims.
Claims (5)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2016-237928 | 2016-12-07 | ||
JP2016237928A JP6493372B2 (en) | 2016-12-07 | 2016-12-07 | Semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20180158898A1 true US20180158898A1 (en) | 2018-06-07 |
US10361267B2 US10361267B2 (en) | 2019-07-23 |
Family
ID=62163865
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/792,325 Active 2038-02-20 US10361267B2 (en) | 2016-12-07 | 2017-10-24 | Semiconductor device |
Country Status (3)
Country | Link |
---|---|
US (1) | US10361267B2 (en) |
JP (1) | JP6493372B2 (en) |
DE (1) | DE102017221950B4 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10367091B2 (en) * | 2016-02-26 | 2019-07-30 | Toyota Jidosha Kabushiki Kaisha | Semiconductor switching element |
US10374081B2 (en) * | 2016-02-26 | 2019-08-06 | Toyota Jidosha Kabushiki Kaisha | Semiconductor switching element |
US20210335607A1 (en) * | 2020-04-22 | 2021-10-28 | X-FAB Texas, Inc. | Method for manufacturing a silicon carbide device |
CN117133791A (en) * | 2023-10-26 | 2023-11-28 | 江苏应能微电子股份有限公司 | Self-adaptive superjunction trench MOSFET device and preparation method thereof |
CN117558762A (en) * | 2024-01-12 | 2024-02-13 | 深圳天狼芯半导体有限公司 | Groove type MOSFET and preparation method |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102021125271A1 (en) | 2021-09-29 | 2023-03-30 | Infineon Technologies Ag | Power semiconductor device Method of manufacturing a power semiconductor device |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3400025B2 (en) * | 1993-06-30 | 2003-04-28 | 株式会社東芝 | High voltage semiconductor device |
JP3257358B2 (en) * | 1994-08-01 | 2002-02-18 | トヨタ自動車株式会社 | Field effect type semiconductor device |
US8110868B2 (en) | 2005-07-27 | 2012-02-07 | Infineon Technologies Austria Ag | Power semiconductor component with a low on-state resistance |
JP2008270492A (en) * | 2007-04-19 | 2008-11-06 | Sanyo Electric Co Ltd | Insulated gate semiconductor device |
JP2009302510A (en) | 2008-03-03 | 2009-12-24 | Fuji Electric Device Technology Co Ltd | Trench gate type semiconductor device, and method of manufacturing the same |
US8435853B2 (en) * | 2010-08-30 | 2013-05-07 | Infineon Technologies Ag | Method for forming a semiconductor device, and a semiconductor with an integrated poly-diode |
JP5798517B2 (en) * | 2012-04-24 | 2015-10-21 | トヨタ自動車株式会社 | Semiconductor device |
JP5812029B2 (en) * | 2012-06-13 | 2015-11-11 | 株式会社デンソー | Silicon carbide semiconductor device and manufacturing method thereof |
US8933533B2 (en) | 2012-07-05 | 2015-01-13 | Infineon Technologies Austria Ag | Solid-state bidirectional switch having a first and a second power-FET |
KR101388706B1 (en) * | 2012-08-30 | 2014-04-24 | 삼성전기주식회사 | Power semiconductor device and method of manufacturing the same |
US9064953B2 (en) * | 2013-06-12 | 2015-06-23 | Infineon Technologies Austria Ag | Semiconductor device including a drift zone and a drift control zone |
JP6742214B2 (en) | 2016-10-04 | 2020-08-19 | 株式会社ディスコ | Power supply device for electrostatic chuck plate |
-
2016
- 2016-12-07 JP JP2016237928A patent/JP6493372B2/en active Active
-
2017
- 2017-10-24 US US15/792,325 patent/US10361267B2/en active Active
- 2017-12-05 DE DE102017221950.5A patent/DE102017221950B4/en active Active
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10367091B2 (en) * | 2016-02-26 | 2019-07-30 | Toyota Jidosha Kabushiki Kaisha | Semiconductor switching element |
US10374081B2 (en) * | 2016-02-26 | 2019-08-06 | Toyota Jidosha Kabushiki Kaisha | Semiconductor switching element |
US20210335607A1 (en) * | 2020-04-22 | 2021-10-28 | X-FAB Texas, Inc. | Method for manufacturing a silicon carbide device |
CN117133791A (en) * | 2023-10-26 | 2023-11-28 | 江苏应能微电子股份有限公司 | Self-adaptive superjunction trench MOSFET device and preparation method thereof |
CN117558762A (en) * | 2024-01-12 | 2024-02-13 | 深圳天狼芯半导体有限公司 | Groove type MOSFET and preparation method |
Also Published As
Publication number | Publication date |
---|---|
DE102017221950A1 (en) | 2018-06-07 |
JP6493372B2 (en) | 2019-04-03 |
US10361267B2 (en) | 2019-07-23 |
DE102017221950B4 (en) | 2022-02-03 |
JP2018098221A (en) | 2018-06-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10361267B2 (en) | Semiconductor device | |
JP7182594B2 (en) | Power semiconductor device with gate trench and buried termination structure and related method | |
JP7059555B2 (en) | Semiconductor device | |
JP6320545B2 (en) | Semiconductor device | |
KR101745776B1 (en) | Power Semiconductor Device | |
US10153345B2 (en) | Insulated gate switching device and method for manufacturing the same | |
US8269272B2 (en) | Semiconductor device and method for manufacturing the same | |
US9281392B2 (en) | Charge compensation structure and manufacturing therefor | |
US20140191248A1 (en) | Semiconductor device | |
JP6606007B2 (en) | Switching element | |
US10468520B2 (en) | Switching element and method of manufacturing the same | |
US9048215B2 (en) | Semiconductor device having a high breakdown voltage | |
US9000478B2 (en) | Vertical IGBT adjacent a RESURF region | |
JP7394038B2 (en) | semiconductor equipment | |
WO2017094339A1 (en) | Silicon carbide semiconductor device | |
US9887261B2 (en) | Charge compensation device and manufacturing therefor | |
JP2024511552A (en) | Trench power devices with improved reliability and continuity | |
JP2017191817A (en) | Method for manufacturing switching element | |
JP2015159235A (en) | semiconductor device | |
JP2017174961A (en) | Method of manufacturing switching element | |
US20190355840A1 (en) | Semiconductor device and method for manufacturing semicondcutor device | |
CN111295763A (en) | Wide band gap semiconductor device | |
US11710734B2 (en) | Cascode-connected JFET-MOSFET semiconductor device | |
US20230361171A1 (en) | Field effect transistor | |
JP2021125638A (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TOYOTA JIDOSHA KABUSHIKI KAISHA, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:OKAWA, TAKASHI;REEL/FRAME:043939/0160 Effective date: 20171012 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: AWAITING TC RESP., ISSUE FEE NOT PAID |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT RECEIVED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: DENSO CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TOYOTA JIDOSHA KABUSHIKI KAISHA;REEL/FRAME:052285/0419 Effective date: 20191224 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |