US20180108584A1 - Semiconductor Substrate - Google Patents
Semiconductor Substrate Download PDFInfo
- Publication number
- US20180108584A1 US20180108584A1 US15/844,837 US201715844837A US2018108584A1 US 20180108584 A1 US20180108584 A1 US 20180108584A1 US 201715844837 A US201715844837 A US 201715844837A US 2018108584 A1 US2018108584 A1 US 2018108584A1
- Authority
- US
- United States
- Prior art keywords
- semiconductor substrate
- substrate according
- device carrier
- stiffener
- disposed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
- H01L23/18—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
- H01L23/24—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device solid or gel at the normal operating temperature of the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/40—Mountings or securing means for detachable cooling or heating arrangements ; fixed by friction, plugs or springs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
- H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
- H01L2924/18161—Exposing the passive side of the semiconductor or solid-state body of a flip chip
Definitions
- the invention relates in general to a substrate, and more particularly to a semiconductor substrate.
- IC integrated circuits
- the semiconductor industry has seen integrated circuits (IC) being produced with fewer IC pads and interconnecting structures. This enables the spacing between the leads and interconnecting structures in the IC.
- the IC packages have become more compact and require increased functions to be incorporated into a semiconductor chip.
- the chip has to be dimensionally small to enable the IC packages to be compact. It is therefore desirable for the interconnecting structures to be spaced apart while increasing the number of interconnection due to the increased logic function on the chip.
- the increased logic function on the chip means an increase in circuit density of the chip. As circuit density increases on the small-sized chip, it becomes important to provide a thin, reliable and robust packaging for forming the miniature packages. Also, the mechanical, electrical and heat dissipation properties of such miniature packages need to be carefully considered without affecting the overall performance of the IC.
- the IC package structure typically comprises a substrate on which the semiconductor device is disposed.
- the substrate may be damaged due to, for example, cracks in the substrate when the substrate is subjected to stress.
- the substrate may be stressed during the coupling of the semiconductor device to the substrate or the handling of the IC package.
- the structure of the IC package may also be weakened due to additional stress on the substrate and hence renders the IC package more susceptible to damages. Damages in the substrate adversely affect the integrity of the IC package structure, leading to insufficient support for the semiconductor device. It is therefore desirable to provide a solution to address at least one of the foregoing problems of the conventional operations.
- the semiconductor substrate includes a device carrier, a plurality of stiffener structures and a plurality of spaced areas.
- the device carrier includes a plurality of trace layout units and a periphery around the trace layout units.
- the stiffener structures are disposed on the device carrier along the periphery of the trace layout units.
- the spaced areas are disposed between the stiffener structures.
- FIG. 1 a shows a semiconductor package according to a preferred embodiment of the invention
- FIG. 1 b shows a cross-sectional view of the semiconductor package of FIG. 1 a along the line A-A′;
- FIG. 2 a shows the stiffener structure with locking features
- FIG. 2 b shows different shapes of the locking elements of FIG. 2 a
- FIG. 3 a shows the stiffener structure connecting to at least one package trace
- FIG. 3 b shows cross-sectional views of the semiconductor package of FIG. 3 a along the line B-B′;
- FIG. 4 a shows a semiconductor assembly and a semiconductor package
- FIG. 4 b shows the semiconductor assembly and the semiconductor package of FIG. 4 a each further having a sealing cap
- FIG. 5 a shows a carrier array of the semiconductor package
- FIG. 5 b and FIG. 5 c show different cross-sectional views of the semiconductor package of FIG. 5 a along the line C-C′;
- FIG. 6 shows the exemplary shapes of the locking elements and the guiding elements
- FIG. 7 shows different structures of the guiding elements
- FIGS. 8 a to 8 h show the processes of the manufacturing method of semiconductor package.
- FIGS. 9 and 10 show different manufacturing processes for dividing the carrier array.
- FIG. 1 a shows a semiconductor package according to a preferred embodiment of the invention
- FIG. 1 b shows a cross-sectional view of the semiconductor package of FIG. 1 a along the line A-A′.
- the semiconductor package 100 includes a device carrier 110 and a stiffener structure 120 .
- the device carrier 110 includes at least one insulating layer 114 and at least conductive layer.
- the device carrier 110 is, for example, a molding substrate and has a first surface 110 a and a second surface 110 b.
- the material of the insulating layer 114 is a dielectric material or a molding compound.
- the conductive layer has at least one trace layout unit 119 a having a periphery 119 b.
- the conductive layer includes a plurality of electro-isolated package traces 118 a and a plurality of studs 118 b.
- the location and number of the studs 118 b are preferably in accordance with that of the package traces 118 a.
- the package traces 118 a are embedded in the first surface 110 a
- the studs 118 b are embedded in the second surface 110 b and electrically connected to the package traces 118 a.
- At least one of the studs 118 b is used for electrically connecting to other element or any peripheral device.
- the peripheral device is a printed circuit board (PCB), for example, which has a plurality of contact pads in the form of an array.
- the semiconductor package 100 can be assembled to the PCB by welding the studs 118 b to connect to the contact pads.
- the stiffener structure 120 is disposed on the first surface 110 a and preferably formed during the manufacturing procedure of the device carrier as an integral part of the device carrier.
- the stiffener structure 120 is formed from copper or steel.
- the stiffener structure 120 can have one or more than two laminated layers of the same or different materials.
- the stiffener structure 120 has a first layer whose material is polymer, and has a second layer whose material is metal.
- the stiffener structure 120 is spaced away from the periphery 119 b of the trace layout unit 119 a and disposed along the periphery 119 b for forming a ring-shaped structure.
- the stiffener structure 120 thus forms a cavity 130 with the device carrier 110 .
- the stiffener structure 120 can be a continuous ring-shaped structure or a discontinuous ring-shaped structure having a plurality of disconnecting sections disposed along the periphery 119 b of the trace layout unit 119 a.
- the shape of the stiffener structure 120 can be rectangle, square, circle, etc, or irregular.
- FIG. 2 a shows the stiffener structure with locking features
- FIG. 2 b shows different shapes of the locking elements of FIG. 2 a
- at least one locking element 170 is embedded in the device carrier 110 and connected to the stiffener structure 120 .
- the locking element 170 and the stiffener structure 120 can be formed into one piece in the manufacturing procedure.
- the locking element 170 is formed on the stiffener structure 120 by electroplating the chosen material of the locking element 170 on the stiffener structure 120 .
- the locking element 170 is used for fixing the stiffener structure 120 on the device carrier 110 and enhancing the strength and durability of the structure.
- FIG. 170 is used for fixing the stiffener structure 120 on the device carrier 110 and enhancing the strength and durability of the structure.
- the locking element 170 extends through the insulating layer 114 and is exposed from the insulating layer 114 . Moreover, as shown FIG. 2 a (c), two locking elements 170 of different heights are embedded in the insulating layer 114 .
- the shape of the locking element 170 can be cross, diamond, circle or square, as shown in FIG. 2 b.
- the stiffener structure 120 (and the locking element 170 ) also connects to at least one package trace 118 a.
- the locking element 170 is connected to the package trace 118 a by the stiffener structure 120 , and extends to the bottom surface of the insulating layer 114 to connect to other element such as a peripheral device.
- the stiffener structure 120 directly connects to the package trace 118 a, and is connected to other element by the stud 118 b disposed under the package trace 118 a.
- the device carrier 110 of the semiconductor package receives one or more semiconductor chips for forming a semiconductor assembly.
- the semiconductor assembly 200 includes a chip 205 such as an integrated circuit chip.
- the chip 205 is disposed in the cavity 130 of the device carrier 110 .
- the semiconductor assembly 200 further includes an interconnecting structure disposed in the cavity 130 for electrically connecting the chip 205 to the device carrier 110 .
- an interconnecting structure disposed in the cavity 130 for electrically connecting the chip 205 to the device carrier 110 .
- the transmission of signal between the studs 118 b, which are electrically connected to other elements, and the chip 205 is achieved by the interconnecting structure 240 .
- the interconnecting structure 240 includes one or more electrical paths. Each of the electrical paths has at least one interconnecting layer. Preferably, the electrical path has two interconnecting layers, one interconnecting layer is preferably formed from a conductive material such as copper, and the other interconnecting layer is preferably formed from a solder material such as lead or tin. Examples of the electrical paths are pillar bumps and solder bumps.
- the semiconductor assembly 200 is preferably combined with a filling structure for forming a semiconductor package 300 .
- the filling structure used for filling the space within the semiconductor package 300 has at least a first filling material 250 a and a second filling material 250 b.
- the first filling material 250 a fills the gap between the device carrier 110 and the chip 205 .
- the second filling material 250 b which is positioned above the first filling material 250 a, fills the gap between chip 205 and the stiffener structure 120 .
- the materials of the first filling material 250 a and the second filling material 250 b can be the same or different, and are preferably insulating materials or dielectric materials.
- the cavity 130 defined by the stiffener structure 120 facilitates the disposition of the filling structure, and easily controls the range and volume of the filling structure within the semiconductor package 300 .
- the stiffener structure 120 and the filling structure thicken the structure of the device carrier 110 , which reduces the possibility of flexure and crack on the device carrier 110 and provides additional support for the semiconductor package 300 .
- the semiconductor package 300 further includes a sealing cap 310 disposed above the chip 205 and assembled to the stiffener structure 120 for encapsulating and protecting the chip 205 and the filling structure.
- the sealing cap 310 and the stiffener structure 120 are combined by an adhesive layer or a solder layer 315 .
- the sealing cap 310 is preferably formed from metals and is used for applications such as electrostatic discharge protection, heat dissipation, and moisture proof.
- a heat conductive layer 320 is preferably disposed between the sealing cap 310 and the chip 205 to conduct the heat generated from the chip 205 to the external space.
- FIG. 5 a shows a carrier array of the semiconductor package
- FIG. 5 b and FIG. 5 c show different cross-sectional views of the semiconductor package of FIG. 5 a along the line C-C′.
- the carrier array 500 includes a plurality of carrier units. Take the carrier units 500 a and 500 b for example.
- the device carrier 510 of the carrier units 500 a and 500 b has a plurality of electro-isolated package traces 518 a, studs 518 b and pads 518 c, which form a plurality of trace layout units.
- the stiffener structures 520 are disposed along the peripheries 519 b of the trace layout units and connected to the locking elements 570 for increasing the attachment to the device carrier 510 .
- a plurality of guiding elements 540 are disposed on the device carrier 510 in accordance with the spaced areas 502 between the carrier units 500 a and 500 b.
- each stiffener structure 520 is connected to two locking elements 570 a and 570 b.
- the locking element 570 b extends to the bottom surface of the device carrier 510 for assisting in dividing the device carrier 510 into the carrier units. Exemplary shapes of the locking elements 570 b and the guiding elements 540 are disclosed in FIG. 6 .
- the shape of the locking element 570 b and the guiding elements 540 can be regular or irregular, such as sawteeth (a), disconnecting sections (b)-(d), or the guiding elements 540 can be disposed in parallel (e).
- the design of the locking element 570 b and guiding elements 540 are used for increasing the interface adhesion of different materials within the device carrier 510 for process handling.
- FIG. 7 shows different structures of the guiding elements 540 .
- the guiding elements 540 each have a single-layer structure (a), which is embedded in the device carrier 510 and its upper surface is exposed from the device carrier 510 .
- the guiding elements can also have a multi-layer structure (b), which is at least consisted of a first guiding layer 540 a and a second guiding layer 540 b.
- the second guiding layer 540 b is a discontinuous layer that connects to the first guiding layer 540 a and extends to the bottom surface of the device carrier 510 .
- the width of the first guiding layer 540 a is larger than the width of the second guiding layer 540 b.
- the guiding elements 540 are embedded in the device carrier 510 in the disclosure however the invention is not limited thereto.
- the guiding elements 540 can also be protruded from the upper surface of the device carrier 510 and partially embedded in the device carrier 510 .
- a manufacturing method of semiconductor package includes the steps of: providing a base layer; forming a patterned trace layout on the base layer; forming an insulating layer on the base layer and covering the patterned trace layout for forming a semiconductor substrate; forming a plurality of stiffener structures on the insulating layer to form a plurality of cavities with the insulating layer; and, breaking the semiconductor substrate along a plurality of spaced areas between the stiffener structures for forming a plurality of device carriers.
- the carrier array 500 of FIG. 5 a and FIG. 5 b is taken for elaborating the detailed process of the manufacturing method but does not limit the scope of the invention.
- FIGS. 8 a to 8 h show the processes of the manufacturing method of semiconductor package.
- a base layer 700 is provided.
- the base layer 700 is preferably a conductive structure whose material is metal such as copper or steel.
- a patterned trace layout is formed on the base layer 700 .
- a first conductive layer 710 is formed on the base layer 700 by, for example, electroplating.
- the first conductive layer 710 includes the package traces 518 a, the pads 518 c, the locking elements 570 and the first guiding layers 540 a of the guiding elements 540 (shown in FIG. 5 b ).
- the locking elements 570 are formed in accordance with the predetermined locations of the stiffener structures 520 (shown in FIG. 5 b ).
- the first guiding layers 540 a are formed in accordance with the predetermined locations of the spaced areas 502 (shown in FIG. 5 b ) between the stiffener structures 520 .
- a second conductive layer 720 is formed on the base layer 700 by electroplating, for example.
- the second conductive layer 720 includes the studs 518 b and the second guiding layers 540 b of the guiding elements 540 (shown in FIG. 5 b ).
- the manufacturing process of the patterned trace layout is initially completed.
- an insulating layer is formed on the patterned trace layout for forming a semiconductor substrate of the carrier array.
- the insulating layer is formed using a molding material.
- the molding material has a brittle nature.
- the molding material 725 is first disposed on the patterned trace layout (the first conductive layer 710 and the second conductive layer 720 ) and covers the patterned trace layout. After that, the molding material 725 is thinned by grinding to form an insulating layer 727 , which is used as the semiconductor substrate of the device carrier 510 of FIG. 5 b , that exposes the bottom surface of the second conductive layer 720 , as shown in FIG. 8 e.
- a plurality of stiffener structures are formed on the insulating layer 727 .
- the base layer 700 is patterned for forming the stiffener structures 520 , which are accordingly combined with the locking elements 570 and form a plurality of cavities 730 with the insulating layer 727 .
- the base layer 700 is preferably patterned by the use of etchant and mask, which means, the base layer 700 is partially removed to form the stiffener structures 520 .
- the base layer 700 is totally removed, and the stiffener structures 520 are additionally formed on the insulating layer 727 .
- the upper surface of the first conductive layer 710 is exposed out of the insulating layer 727 .
- stiffener structures 520 each have a multi-layer structure
- one layer of the stiffener structures 520 can be formed by patterning the base layer 700 , and another layer of the stiffener structures 520 can be additionally formed in accordance with the previous layer.
- the manufacture of the carrier array 500 is hence finished. Before the step of separating the carrier array 500 to form a plurality of carrier units (such as the carrier units 500 a and 500 b of FIG. 5 b ), the manufacture of semiconductor packages can be proceeded in advance. As shown in FIG. 8 f , a plurality of chips 805 are disposed in the cavities 730 and electrically connected to the pads 518 c and/or the package traces 518 a of the first conductive layer 710 of the patterned trace layout.
- a filling structure is then disposed in the cavities 730 .
- a first filling material 815 a is provided to fill the gaps between the semiconductor substrate and the chips 805
- a second filling material 815 b is provided to fill the gaps between the chips 805 and the stiffener structures 520 .
- a plurality of sealing caps can be provided to be disposed above the cavities 730 and assembled to the stiffener structures 520 , so as to encapsulate and protect the chips 805 as well as the filling structures.
- the carrier array 500 of FIG. 5 a is separated along the spaced areas 502 between the stiffener structures 520 . Due to the fragile interface of the insulating layer 727 between the guiding elements 540 and the stiffener structures 520 , the semiconductor substrate is easily separated along the breaking lines BL 1 and BL 2 by proper manufacturing process, thus producing the carrier units 500 a and 500 b as shown in FIG. 8 h.
- FIGS. 9 and 10 show different manufacturing processes for dividing the carrier array.
- the carrier unit 500 b and its stiffener structure 520 , and the guiding element 540 are first fixed and positioned. Then, applying force to the carrier unit 500 b and its stiffener structure 520 for generating a bending mechanism on the semiconductor substrate, so as to separate the carrier unit 500 b.
- a shear mechanism is generated on the semiconductor substrate, such that the carrier unit 500 b is separated.
- the stiffener structure is disposed on the device carrier for predetermining the location of the filling structure and controlling the volume of the filling structure in the subsequent process.
- the stiffener structure and the filling structure located between the chip and the device carrier provide additional support for the chip and the semiconductor package, enhancing the structural strength of the semiconductor package and impeding the flexure to the package, which largely increases the yield of the manufacturing process.
- the semiconductor substrate is separated via the bending or shear mechanism along predetermined spaced areas in which the guiding elements are located. Therefore, individual device carrier is produced without the use of blade, which is quite different from the conventional manufacturing method accompanied by the problem of worn blade.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Dispersion Chemistry (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Wire Bonding (AREA)
Abstract
Description
- This application is a continuation application of U.S. patent application Ser. No. 13/128,252 filed May 9, 2011, which is a national stage of PCT application PCT/SG2009/000439, filed Nov. 20, 2009, claiming priority of U.S. Provisional Patent Application 61/116,703, filed Nov. 21, 2008, the subject matters of which are incorporated herein by reference.
- The invention relates in general to a substrate, and more particularly to a semiconductor substrate.
- In the past, the semiconductor industry has seen integrated circuits (IC) being produced with fewer IC pads and interconnecting structures. This enables the spacing between the leads and interconnecting structures in the IC. However, recently, the IC packages have become more compact and require increased functions to be incorporated into a semiconductor chip. Additionally, the chip has to be dimensionally small to enable the IC packages to be compact. It is therefore desirable for the interconnecting structures to be spaced apart while increasing the number of interconnection due to the increased logic function on the chip. The increased logic function on the chip means an increase in circuit density of the chip. As circuit density increases on the small-sized chip, it becomes important to provide a thin, reliable and robust packaging for forming the miniature packages. Also, the mechanical, electrical and heat dissipation properties of such miniature packages need to be carefully considered without affecting the overall performance of the IC.
- Furthermore, a general concern for IC packaging of a semiconductor device is on the integrity of the IC package structure. The IC package structure typically comprises a substrate on which the semiconductor device is disposed. Typically, the substrate may be damaged due to, for example, cracks in the substrate when the substrate is subjected to stress. The substrate may be stressed during the coupling of the semiconductor device to the substrate or the handling of the IC package.
- Additionally, after coupling the semiconductor device to the substrate, the structure of the IC package may also be weakened due to additional stress on the substrate and hence renders the IC package more susceptible to damages. Damages in the substrate adversely affect the integrity of the IC package structure, leading to insufficient support for the semiconductor device. It is therefore desirable to provide a solution to address at least one of the foregoing problems of the conventional operations.
- It is therefore an object of the invention to provide a semiconductor substrate. The semiconductor substrate includes a device carrier, a plurality of stiffener structures and a plurality of spaced areas. The device carrier includes a plurality of trace layout units and a periphery around the trace layout units. The stiffener structures are disposed on the device carrier along the periphery of the trace layout units. The spaced areas are disposed between the stiffener structures.
- Other objects, features, and advantages of the invention will become apparent from the following detailed description of the preferred but non-limiting embodiments. The following description is made with reference to the accompanying drawings.
-
FIG. 1a shows a semiconductor package according to a preferred embodiment of the invention; -
FIG. 1b shows a cross-sectional view of the semiconductor package ofFIG. 1a along the line A-A′; -
FIG. 2a shows the stiffener structure with locking features; -
FIG. 2b shows different shapes of the locking elements ofFIG. 2 a; -
FIG. 3a shows the stiffener structure connecting to at least one package trace; -
FIG. 3b shows cross-sectional views of the semiconductor package ofFIG. 3a along the line B-B′; -
FIG. 4a shows a semiconductor assembly and a semiconductor package; -
FIG. 4b shows the semiconductor assembly and the semiconductor package ofFIG. 4a each further having a sealing cap; -
FIG. 5a shows a carrier array of the semiconductor package; -
FIG. 5b andFIG. 5c show different cross-sectional views of the semiconductor package ofFIG. 5a along the line C-C′; -
FIG. 6 shows the exemplary shapes of the locking elements and the guiding elements; -
FIG. 7 shows different structures of the guiding elements; -
FIGS. 8a to 8h show the processes of the manufacturing method of semiconductor package; and -
FIGS. 9 and 10 show different manufacturing processes for dividing the carrier array. - Referring to
FIG. 1a andFIG. 1 b,FIG. 1a shows a semiconductor package according to a preferred embodiment of the invention,FIG. 1b shows a cross-sectional view of the semiconductor package ofFIG. 1a along the line A-A′. Thesemiconductor package 100 includes adevice carrier 110 and astiffener structure 120. Thedevice carrier 110 includes at least one insulatinglayer 114 and at least conductive layer. Thedevice carrier 110 is, for example, a molding substrate and has afirst surface 110 a and asecond surface 110 b. The material of the insulatinglayer 114 is a dielectric material or a molding compound. - The conductive layer has at least one
trace layout unit 119 a having aperiphery 119 b. The conductive layer includes a plurality of electro-isolated package traces 118 a and a plurality ofstuds 118 b. The location and number of thestuds 118 b are preferably in accordance with that of the package traces 118 a. Preferably, the package traces 118 a are embedded in thefirst surface 110 a, and thestuds 118 b are embedded in thesecond surface 110 b and electrically connected to the package traces 118 a. At least one of thestuds 118 b is used for electrically connecting to other element or any peripheral device. The peripheral device is a printed circuit board (PCB), for example, which has a plurality of contact pads in the form of an array. Thesemiconductor package 100 can be assembled to the PCB by welding thestuds 118 b to connect to the contact pads. - As shown in
FIG. 1 a, thestiffener structure 120 is disposed on thefirst surface 110 a and preferably formed during the manufacturing procedure of the device carrier as an integral part of the device carrier. Preferably, thestiffener structure 120 is formed from copper or steel. Alternatively, thestiffener structure 120 can have one or more than two laminated layers of the same or different materials. For example, thestiffener structure 120 has a first layer whose material is polymer, and has a second layer whose material is metal. As shown inFIG. 1 a, thestiffener structure 120 is spaced away from theperiphery 119 b of thetrace layout unit 119 a and disposed along theperiphery 119 b for forming a ring-shaped structure. Thestiffener structure 120 thus forms acavity 130 with thedevice carrier 110. Thestiffener structure 120 can be a continuous ring-shaped structure or a discontinuous ring-shaped structure having a plurality of disconnecting sections disposed along theperiphery 119 b of thetrace layout unit 119 a. The shape of thestiffener structure 120 can be rectangle, square, circle, etc, or irregular. - Referring to
FIG. 2a andFIG. 2b ,FIG. 2a shows the stiffener structure with locking features,FIG. 2b shows different shapes of the locking elements ofFIG. 2a . As shown inFIG. 2a (a), at least onelocking element 170 is embedded in thedevice carrier 110 and connected to thestiffener structure 120. The lockingelement 170 and thestiffener structure 120 can be formed into one piece in the manufacturing procedure. For example, the lockingelement 170 is formed on thestiffener structure 120 by electroplating the chosen material of thelocking element 170 on thestiffener structure 120. The lockingelement 170 is used for fixing thestiffener structure 120 on thedevice carrier 110 and enhancing the strength and durability of the structure. As shown inFIG. 2a (b), the lockingelement 170 extends through the insulatinglayer 114 and is exposed from the insulatinglayer 114. Moreover, as shownFIG. 2a (c), two lockingelements 170 of different heights are embedded in the insulatinglayer 114. The shape of thelocking element 170 can be cross, diamond, circle or square, as shown inFIG. 2 b. - As shown in
FIG. 3a , the stiffener structure 120 (and the locking element 170) also connects to at least onepackage trace 118 a. Preferably, as shown inFIG. 3b (a), the lockingelement 170 is connected to thepackage trace 118 a by thestiffener structure 120, and extends to the bottom surface of the insulatinglayer 114 to connect to other element such as a peripheral device. A shown inFIG. 3b (b), thestiffener structure 120 directly connects to thepackage trace 118 a, and is connected to other element by thestud 118 b disposed under thepackage trace 118 a. - The
device carrier 110 of the semiconductor package receives one or more semiconductor chips for forming a semiconductor assembly. As shown inFIG. 4a (a), the semiconductor assembly 200 includes achip 205 such as an integrated circuit chip. Thechip 205 is disposed in thecavity 130 of thedevice carrier 110. - The semiconductor assembly 200 further includes an interconnecting structure disposed in the
cavity 130 for electrically connecting thechip 205 to thedevice carrier 110. Preferably, the transmission of signal between thestuds 118 b, which are electrically connected to other elements, and thechip 205 is achieved by the interconnectingstructure 240. - The interconnecting
structure 240 includes one or more electrical paths. Each of the electrical paths has at least one interconnecting layer. Preferably, the electrical path has two interconnecting layers, one interconnecting layer is preferably formed from a conductive material such as copper, and the other interconnecting layer is preferably formed from a solder material such as lead or tin. Examples of the electrical paths are pillar bumps and solder bumps. - Furthermore, as shown in
FIG. 4a (b), the semiconductor assembly 200 is preferably combined with a filling structure for forming asemiconductor package 300. The filling structure used for filling the space within thesemiconductor package 300 has at least afirst filling material 250 a and asecond filling material 250 b. Thefirst filling material 250 a fills the gap between thedevice carrier 110 and thechip 205. Thesecond filling material 250 b, which is positioned above thefirst filling material 250 a, fills the gap betweenchip 205 and thestiffener structure 120. The materials of thefirst filling material 250 a and thesecond filling material 250 b can be the same or different, and are preferably insulating materials or dielectric materials. - The
cavity 130 defined by thestiffener structure 120 facilitates the disposition of the filling structure, and easily controls the range and volume of the filling structure within thesemiconductor package 300. Besides, thestiffener structure 120 and the filling structure thicken the structure of thedevice carrier 110, which reduces the possibility of flexure and crack on thedevice carrier 110 and provides additional support for thesemiconductor package 300. - The
semiconductor package 300 further includes a sealingcap 310 disposed above thechip 205 and assembled to thestiffener structure 120 for encapsulating and protecting thechip 205 and the filling structure. The sealingcap 310 and thestiffener structure 120 are combined by an adhesive layer or asolder layer 315. The sealingcap 310 is preferably formed from metals and is used for applications such as electrostatic discharge protection, heat dissipation, and moisture proof. In the case of heat dissipation application, a heatconductive layer 320 is preferably disposed between the sealingcap 310 and thechip 205 to conduct the heat generated from thechip 205 to the external space. - Referring to
FIG. 5a ,FIG. 5b andFIG. 5c ,FIG. 5a shows a carrier array of the semiconductor package,FIG. 5b andFIG. 5c show different cross-sectional views of the semiconductor package ofFIG. 5a along the line C-C′. Thecarrier array 500 includes a plurality of carrier units. Take thecarrier units device carrier 510 of thecarrier units studs 518 b andpads 518 c, which form a plurality of trace layout units. Thestiffener structures 520 are disposed along theperipheries 519 b of the trace layout units and connected to the lockingelements 570 for increasing the attachment to thedevice carrier 510. - Preferably, as shown in
FIG. 5b , a plurality of guidingelements 540 are disposed on thedevice carrier 510 in accordance with the spacedareas 502 between thecarrier units FIG. 5c , eachstiffener structure 520 is connected to two lockingelements element 570 b extends to the bottom surface of thedevice carrier 510 for assisting in dividing thedevice carrier 510 into the carrier units. Exemplary shapes of the lockingelements 570 b and the guidingelements 540 are disclosed inFIG. 6 . The shape of thelocking element 570 b and the guidingelements 540 can be regular or irregular, such as sawteeth (a), disconnecting sections (b)-(d), or the guidingelements 540 can be disposed in parallel (e). The design of thelocking element 570 b and guidingelements 540 are used for increasing the interface adhesion of different materials within thedevice carrier 510 for process handling. -
FIG. 7 shows different structures of the guidingelements 540. The guidingelements 540 each have a single-layer structure (a), which is embedded in thedevice carrier 510 and its upper surface is exposed from thedevice carrier 510. The guiding elements can also have a multi-layer structure (b), which is at least consisted of afirst guiding layer 540 a and asecond guiding layer 540 b. Thesecond guiding layer 540 b is a discontinuous layer that connects to thefirst guiding layer 540 a and extends to the bottom surface of thedevice carrier 510. Preferably, the width of thefirst guiding layer 540 a is larger than the width of thesecond guiding layer 540 b. - The guiding
elements 540 are embedded in thedevice carrier 510 in the disclosure however the invention is not limited thereto. The guidingelements 540 can also be protruded from the upper surface of thedevice carrier 510 and partially embedded in thedevice carrier 510. - A manufacturing method of semiconductor package is disclosed. The manufacturing method includes the steps of: providing a base layer; forming a patterned trace layout on the base layer; forming an insulating layer on the base layer and covering the patterned trace layout for forming a semiconductor substrate; forming a plurality of stiffener structures on the insulating layer to form a plurality of cavities with the insulating layer; and, breaking the semiconductor substrate along a plurality of spaced areas between the stiffener structures for forming a plurality of device carriers. The
carrier array 500 ofFIG. 5a andFIG. 5b is taken for elaborating the detailed process of the manufacturing method but does not limit the scope of the invention. -
FIGS. 8a to 8h show the processes of the manufacturing method of semiconductor package. As shown inFIG. 8a , abase layer 700 is provided. Thebase layer 700 is preferably a conductive structure whose material is metal such as copper or steel. - Next, a patterned trace layout is formed on the
base layer 700. As shown inFIG. 8b , a firstconductive layer 710 is formed on thebase layer 700 by, for example, electroplating. The firstconductive layer 710 includes the package traces 518 a, thepads 518 c, the lockingelements 570 and the first guiding layers 540 a of the guiding elements 540 (shown inFIG. 5b ). The lockingelements 570 are formed in accordance with the predetermined locations of the stiffener structures 520 (shown inFIG. 5b ). The first guiding layers 540 a are formed in accordance with the predetermined locations of the spaced areas 502 (shown inFIG. 5b ) between thestiffener structures 520. - Then, as shown in
FIG. 8c , a secondconductive layer 720 is formed on thebase layer 700 by electroplating, for example. The secondconductive layer 720 includes thestuds 518 b and the second guiding layers 540 b of the guiding elements 540 (shown inFIG. 5b ). Herein the manufacturing process of the patterned trace layout is initially completed. - Next, an insulating layer is formed on the patterned trace layout for forming a semiconductor substrate of the carrier array. Preferably the insulating layer is formed using a molding material. Preferably, the molding material has a brittle nature. As shown in
FIG. 8d , themolding material 725 is first disposed on the patterned trace layout (the firstconductive layer 710 and the second conductive layer 720) and covers the patterned trace layout. After that, themolding material 725 is thinned by grinding to form an insulatinglayer 727, which is used as the semiconductor substrate of thedevice carrier 510 ofFIG. 5b , that exposes the bottom surface of the secondconductive layer 720, as shown inFIG. 8 e. - Then, a plurality of stiffener structures are formed on the insulating
layer 727. As shown inFIG. 8e , thebase layer 700 is patterned for forming thestiffener structures 520, which are accordingly combined with the lockingelements 570 and form a plurality ofcavities 730 with the insulatinglayer 727. Thebase layer 700 is preferably patterned by the use of etchant and mask, which means, thebase layer 700 is partially removed to form thestiffener structures 520. Alternatively, thebase layer 700 is totally removed, and thestiffener structures 520 are additionally formed on the insulatinglayer 727. Herein the upper surface of the firstconductive layer 710 is exposed out of the insulatinglayer 727. - If the
stiffener structures 520 each have a multi-layer structure, one layer of thestiffener structures 520 can be formed by patterning thebase layer 700, and another layer of thestiffener structures 520 can be additionally formed in accordance with the previous layer. - The manufacture of the
carrier array 500 is hence finished. Before the step of separating thecarrier array 500 to form a plurality of carrier units (such as thecarrier units FIG. 5b ), the manufacture of semiconductor packages can be proceeded in advance. As shown inFIG. 8f , a plurality ofchips 805 are disposed in thecavities 730 and electrically connected to thepads 518 c and/or the package traces 518 a of the firstconductive layer 710 of the patterned trace layout. - A filling structure is then disposed in the
cavities 730. In this step, as shown inFIG. 8g , afirst filling material 815 a is provided to fill the gaps between the semiconductor substrate and thechips 805, and asecond filling material 815 b is provided to fill the gaps between thechips 805 and thestiffener structures 520. Afterwards, a plurality of sealing caps (such as the sealingcap 310 ofFIG. 3b ) can be provided to be disposed above thecavities 730 and assembled to thestiffener structures 520, so as to encapsulate and protect thechips 805 as well as the filling structures. - When forming individual carrier unit, the
carrier array 500 ofFIG. 5a is separated along the spacedareas 502 between thestiffener structures 520. Due to the fragile interface of the insulatinglayer 727 between the guidingelements 540 and thestiffener structures 520, the semiconductor substrate is easily separated along the breaking lines BL1 and BL2 by proper manufacturing process, thus producing thecarrier units FIG. 8 h. -
FIGS. 9 and 10 show different manufacturing processes for dividing the carrier array. As shown inFIG. 9 , thecarrier unit 500 b and itsstiffener structure 520, and the guidingelement 540 are first fixed and positioned. Then, applying force to thecarrier unit 500 b and itsstiffener structure 520 for generating a bending mechanism on the semiconductor substrate, so as to separate thecarrier unit 500 b. Alternatively, as shown inFIG. 10 , a shear mechanism is generated on the semiconductor substrate, such that thecarrier unit 500 b is separated. By repeating the above process, all the carrier units of thecarrier array 500 can be divided. And the manufacture of a plurality of individual semiconductor packages is completed. - According to the semiconductor package and the manufacturing method thereof disclosed in the embodiment of the invention, the stiffener structure is disposed on the device carrier for predetermining the location of the filling structure and controlling the volume of the filling structure in the subsequent process. Besides, the stiffener structure and the filling structure located between the chip and the device carrier provide additional support for the chip and the semiconductor package, enhancing the structural strength of the semiconductor package and impeding the flexure to the package, which largely increases the yield of the manufacturing process. Furthermore, when manufacturing the semiconductor package, the semiconductor substrate is separated via the bending or shear mechanism along predetermined spaced areas in which the guiding elements are located. Therefore, individual device carrier is produced without the use of blade, which is quite different from the conventional manufacturing method accompanied by the problem of worn blade.
- While the invention has been described by way of example and in terms of a preferred embodiment, it is to be understood that the invention is not limited thereto. On the contrary, it is intended to cover various modifications and similar arrangements and procedures, and the scope of the appended claims therefore should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements and procedures.
Claims (28)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/844,837 US20180108584A1 (en) | 2008-11-21 | 2017-12-18 | Semiconductor Substrate |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11670308P | 2008-11-21 | 2008-11-21 | |
US13/128,252 US9847268B2 (en) | 2008-11-21 | 2009-11-20 | Semiconductor package and manufacturing method thereof |
PCT/SG2009/000439 WO2010059133A1 (en) | 2008-11-21 | 2009-11-20 | Semiconductor package and manufacturing method thereof |
US15/844,837 US20180108584A1 (en) | 2008-11-21 | 2017-12-18 | Semiconductor Substrate |
Related Parent Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/128,252 Continuation US9847268B2 (en) | 2008-11-21 | 2009-11-20 | Semiconductor package and manufacturing method thereof |
PCT/SG2009/000439 Continuation WO2010059133A1 (en) | 2008-11-21 | 2009-11-20 | Semiconductor package and manufacturing method thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
US20180108584A1 true US20180108584A1 (en) | 2018-04-19 |
Family
ID=41682279
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/128,252 Active US9847268B2 (en) | 2008-11-21 | 2009-11-20 | Semiconductor package and manufacturing method thereof |
US15/844,837 Abandoned US20180108584A1 (en) | 2008-11-21 | 2017-12-18 | Semiconductor Substrate |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/128,252 Active US9847268B2 (en) | 2008-11-21 | 2009-11-20 | Semiconductor package and manufacturing method thereof |
Country Status (4)
Country | Link |
---|---|
US (2) | US9847268B2 (en) |
CN (2) | CN102171815B (en) |
TW (2) | TWI581378B (en) |
WO (1) | WO2010059133A1 (en) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103165566B (en) | 2011-12-19 | 2016-02-24 | 先进封装技术私人有限公司 | The manufacture method of board structure, semiconductor package part and semiconductor package part |
CN104254917B (en) * | 2012-03-26 | 2019-04-09 | 先进封装技术私人有限公司 | Multi-layer substrate for semiconductor packages |
US9245833B2 (en) * | 2012-08-30 | 2016-01-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Metal pads with openings in integrated circuits |
CN105283953B (en) * | 2013-02-21 | 2018-08-24 | 先进封装技术私人有限公司 | Semiconductor structure and its manufacturing method |
US20150179555A1 (en) * | 2013-12-20 | 2015-06-25 | Sung Soo Kim | Integrated circuit packaging system with vialess substrate and method of manufacture thereof |
US10186468B2 (en) | 2016-03-31 | 2019-01-22 | Infineon Technologies Ag | System and method for a transducer in an eWLB package |
TWI691041B (en) * | 2019-01-29 | 2020-04-11 | 矽品精密工業股份有限公司 | Electronic package and package substrate thereof and method for manufacturing same |
Family Cites Families (58)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3623419A1 (en) * | 1986-07-11 | 1988-01-21 | Junghans Uhren Gmbh | METHOD FOR EQUIPPING A CABINET NETWORK FOR THE CIRCUIT HOLDER OF AN ELECTROMECHANICAL CLOCKWORK AND PARTLY ASSEMBLED CABINET NETWORK OF A CLOCKWORK CIRCUIT BRACKET |
US5278446A (en) * | 1992-07-06 | 1994-01-11 | Motorola, Inc. | Reduced stress plastic package |
KR100192760B1 (en) * | 1996-02-29 | 1999-06-15 | 황인길 | Method for manufacturing bga package using metal carrier frame |
JP3437369B2 (en) * | 1996-03-19 | 2003-08-18 | 松下電器産業株式会社 | Chip carrier and semiconductor device using the same |
ATE212752T1 (en) | 1996-06-14 | 2002-02-15 | Infineon Technologies Ag | METHOD FOR PRODUCING A SUPPORT ELEMENT FOR SEMICONDUCTOR CHIPS |
JP2828055B2 (en) * | 1996-08-19 | 1998-11-25 | 日本電気株式会社 | Flip chip manufacturing method |
DE19640304C2 (en) * | 1996-09-30 | 2000-10-12 | Siemens Ag | Chip module in particular for implantation in a chip card body |
US5909056A (en) * | 1997-06-03 | 1999-06-01 | Lsi Logic Corporation | High performance heat spreader for flip chip packages |
US6008536A (en) * | 1997-06-23 | 1999-12-28 | Lsi Logic Corporation | Grid array device package including advanced heat transfer mechanisms |
US5919329A (en) * | 1997-10-14 | 1999-07-06 | Gore Enterprise Holdings, Inc. | Method for assembling an integrated circuit chip package having at least one semiconductor device |
JP3219043B2 (en) * | 1998-01-07 | 2001-10-15 | 日本電気株式会社 | Semiconductor device packaging method and semiconductor device |
US6049094A (en) * | 1998-05-21 | 2000-04-11 | National Semiconductor Corporation | Low stress package assembly for silicon-backed light valves |
MY133357A (en) * | 1999-06-30 | 2007-11-30 | Hitachi Ltd | A semiconductor device and a method of manufacturing the same |
US6282096B1 (en) * | 2000-04-28 | 2001-08-28 | Siliconware Precision Industries Co., Ltd. | Integration of heat conducting apparatus and chip carrier in IC package |
DE10024336A1 (en) * | 2000-05-17 | 2001-11-22 | Heidenhain Gmbh Dr Johannes | Component arrangement on bearer substrate has two barrier layers of identical material joined in contact region with ratio of barrier height and width between 0.5 and one |
TW478119B (en) * | 2000-06-26 | 2002-03-01 | Siliconware Precision Industries Co Ltd | Semiconductor package having heat sink which can be anchored on the substrate |
JP2002118222A (en) * | 2000-10-10 | 2002-04-19 | Rohm Co Ltd | Semiconductor device |
CN1460293A (en) * | 2001-04-09 | 2003-12-03 | 株式会社住友金属电设备 | Radiation type BGA package and production method therefor |
FR2825515B1 (en) * | 2001-05-31 | 2003-12-12 | St Microelectronics Sa | SEMICONDUCTOR PACKAGE WITH HOLLOW GRID AND HOLLOW GRID |
US7061102B2 (en) * | 2001-06-11 | 2006-06-13 | Xilinx, Inc. | High performance flipchip package that incorporates heat removal with minimal thermal mismatch |
US6822867B2 (en) * | 2001-06-29 | 2004-11-23 | Intel Corporation | Electronic assembly with solderable heat sink and methods of manufacture |
US6573592B2 (en) * | 2001-08-21 | 2003-06-03 | Micron Technology, Inc. | Semiconductor die packages with standard ball grid array footprint and method for assembling the same |
CN2508392Y (en) * | 2001-10-12 | 2002-08-28 | 台湾沛晶股份有限公司 | Low stress chip assembly |
US6576073B2 (en) * | 2001-12-11 | 2003-06-10 | Celerity Research Pte. Ltd. | Adhesive control during stiffener attachment to provide co-planarity in flip chip packages |
US6762509B2 (en) * | 2001-12-11 | 2004-07-13 | Celerity Research Pte. Ltd. | Flip-chip packaging method that treats an interconnect substrate to control stress created at edges of fill material |
JP3893301B2 (en) * | 2002-03-25 | 2007-03-14 | 沖電気工業株式会社 | Manufacturing method of semiconductor device and manufacturing method of semiconductor module |
DE10245945A1 (en) * | 2002-09-30 | 2004-04-08 | Osram Opto Semiconductors Gmbh | Light source module and method for its production |
TWI239080B (en) | 2002-12-31 | 2005-09-01 | Advanced Semiconductor Eng | Semiconductor chip package and method for the same |
US6943436B2 (en) * | 2003-01-15 | 2005-09-13 | Sun Microsystems, Inc. | EMI heatspreader/lid for integrated circuit packages |
JP3782406B2 (en) * | 2003-07-01 | 2006-06-07 | 松下電器産業株式会社 | Solid-state imaging device and manufacturing method thereof |
JP3764450B2 (en) * | 2003-07-28 | 2006-04-05 | Tdk株式会社 | Surface acoustic wave device, surface acoustic wave device, surface acoustic wave duplexer, and method of manufacturing surface acoustic wave device |
US7109570B2 (en) * | 2003-09-08 | 2006-09-19 | United Test And Assembly Test Center Ltd. | Integrated circuit package with leadframe enhancement and method of manufacturing the same |
JP4152855B2 (en) * | 2003-10-01 | 2008-09-17 | リンテック株式会社 | A method for manufacturing a resin-encapsulated electronic device. |
DE10352002A1 (en) * | 2003-11-07 | 2005-06-09 | Robert Bosch Gmbh | sensor module |
TWI317991B (en) * | 2003-12-19 | 2009-12-01 | Advanced Semiconductor Eng | Semiconductor package with flip chip on leadframe |
TWI234884B (en) | 2003-12-31 | 2005-06-21 | Advanced Semiconductor Eng | Image sensor package and method for manufacturing the same |
US7501585B2 (en) * | 2004-04-29 | 2009-03-10 | Infineon Technologies Ag | Semiconductor device support element with fluid-tight boundary |
US7084494B2 (en) * | 2004-06-18 | 2006-08-01 | Texas Instruments Incorporated | Semiconductor package having integrated metal parts for thermal enhancement |
US7443015B2 (en) * | 2005-05-05 | 2008-10-28 | Stats Chippac Ltd. | Integrated circuit package system with downset lead |
DE102005026098B3 (en) * | 2005-06-01 | 2007-01-04 | Infineon Technologies Ag | Benefit and semiconductor device made of a composite board with semiconductor chips and plastic housing composition and method for producing the same |
US7566591B2 (en) | 2005-08-22 | 2009-07-28 | Broadcom Corporation | Method and system for secure heat sink attachment on semiconductor devices with macroscopic uneven surface features |
WO2007026499A1 (en) * | 2005-08-30 | 2007-03-08 | Matsushita Electric Industrial Co., Ltd. | Board structure and electronic device |
US7327029B2 (en) * | 2005-09-27 | 2008-02-05 | Agere Systems, Inc. | Integrated circuit device incorporating metallurigical bond to enhance thermal conduction to a heat sink |
US7399658B2 (en) * | 2005-10-21 | 2008-07-15 | Stats Chippac Ltd. | Pre-molded leadframe and method therefor |
CN100454505C (en) * | 2006-01-25 | 2009-01-21 | 矽品精密工业股份有限公司 | Semiconductor device and its making method |
JP4828261B2 (en) * | 2006-03-07 | 2011-11-30 | オンセミコンダクター・トレーディング・リミテッド | Semiconductor device and manufacturing method thereof |
US20070246821A1 (en) * | 2006-04-20 | 2007-10-25 | Lu Szu W | Utra-thin substrate package technology |
CN101090077A (en) * | 2006-06-12 | 2007-12-19 | 矽品精密工业股份有限公司 | Semiconductor package and its manufacturing method |
JP4821854B2 (en) * | 2006-06-14 | 2011-11-24 | パナソニック株式会社 | Heat dissipation wiring board |
CN100552927C (en) * | 2006-12-08 | 2009-10-21 | 日月光半导体制造股份有限公司 | Composite packing structure and method for packing thereof with girth member |
CN101231959A (en) * | 2007-01-24 | 2008-07-30 | 矽品精密工业股份有限公司 | Sensing type packaging part and manufacturing method thereof |
EP2131392A4 (en) * | 2007-03-23 | 2011-08-24 | Fujitsu Ltd | Electronic device, electronic apparatus mounting electronic device, article mounting electronic device, and method for manufacturing electronic device |
WO2008117383A1 (en) * | 2007-03-23 | 2008-10-02 | Fujitsu Limited | Electronic device, electronic apparatus mounting electronic device, article mounting electronic device, and method for manufacturing electronic device |
CN101295650A (en) * | 2007-04-25 | 2008-10-29 | 矽品精密工业股份有限公司 | Semiconductor device and its manufacturing method |
CN101290890B (en) * | 2008-06-20 | 2011-07-27 | 日月光半导体制造股份有限公司 | Circuit board with internally embedded conductive wire and manufacturing method therefor |
CN102299083B (en) * | 2010-06-23 | 2015-11-25 | 飞思卡尔半导体公司 | Thin semiconductor package and manufacture method thereof |
US8698291B2 (en) * | 2011-12-15 | 2014-04-15 | Freescale Semiconductor, Inc. | Packaged leadless semiconductor device |
US8637974B2 (en) * | 2012-06-14 | 2014-01-28 | Stats Chippac Ltd. | Integrated circuit packaging system with tiebar-less design and method of manufacture thereof |
-
2009
- 2009-11-20 WO PCT/SG2009/000439 patent/WO2010059133A1/en active Application Filing
- 2009-11-20 TW TW102142444A patent/TWI581378B/en active
- 2009-11-20 US US13/128,252 patent/US9847268B2/en active Active
- 2009-11-20 CN CN200980144822.4A patent/CN102171815B/en active Active
- 2009-11-20 TW TW098139520A patent/TWI421982B/en active
- 2009-11-20 CN CN201410528376.XA patent/CN104392968B/en active Active
-
2017
- 2017-12-18 US US15/844,837 patent/US20180108584A1/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
US20110210439A1 (en) | 2011-09-01 |
TWI421982B (en) | 2014-01-01 |
CN104392968B (en) | 2018-05-18 |
TW201419461A (en) | 2014-05-16 |
US9847268B2 (en) | 2017-12-19 |
CN102171815B (en) | 2014-11-05 |
TWI581378B (en) | 2017-05-01 |
TW201021163A (en) | 2010-06-01 |
CN104392968A (en) | 2015-03-04 |
CN102171815A (en) | 2011-08-31 |
WO2010059133A1 (en) | 2010-05-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20180108584A1 (en) | Semiconductor Substrate | |
US9396982B2 (en) | Semiconductor device carrier for fine pitch packaging miniaturization and manufacturing method thereof | |
US7932599B2 (en) | Semiconductor component of semiconductor chip size with flip-chip-like external contacts | |
US6825108B2 (en) | Ball grid array package fabrication with IC die support structures | |
JP5619276B2 (en) | Microelectronic package having terminals on a dielectric mass | |
EP1905077B1 (en) | Semiconductor device | |
US8766408B2 (en) | Semiconductor device and manufacturing method thereof | |
US20150380391A1 (en) | Packaging substrate, method for manufacturing same, and chip packaging structure having same | |
JP2004023101A (en) | Semiconductor device package and its manufacture | |
CN101589464A (en) | Wafer level CSP packaging concept | |
EP1744362B1 (en) | Semiconductor device and electronic apparatus | |
US20100129963A1 (en) | Integrated circuit package and fabricating method thereof | |
US20080290514A1 (en) | Semiconductor device package and method of fabricating the same | |
JP4357278B2 (en) | Integrated circuit die fabrication method | |
KR100745644B1 (en) | Package structure | |
KR20130050077A (en) | Stacked package and method of manufacturing the semiconductor package | |
US9318354B2 (en) | Semiconductor package and fabrication method thereof | |
US20070114672A1 (en) | Semiconductor device and method of manufacturing the same | |
KR100856341B1 (en) | Semiconductor Package of having unified Protection Layers and Method of forming the same | |
CN101131967A (en) | Semiconductor component protection structure and its manufacturing method | |
KR100881394B1 (en) | Method for manufacturing of wafer level package | |
KR20070016399A (en) | chip on glass package using glass substrate | |
KR100924551B1 (en) | Method for fabricating of wafer level chip size package | |
JP2009032013A (en) | Semiconductor device and manufacturing method | |
KR20110030088A (en) | Semiconductor package and method for fabricating thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ADVANPACK SOLUTIONS PTE. LTD., SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIM, SHOA-SIONG;LIM, KIAN-HOCK;REEL/FRAME:044419/0667 Effective date: 20171201 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |