US20180013053A1 - Josephson Junction using Molecular Beam Epitaxy - Google Patents
Josephson Junction using Molecular Beam Epitaxy Download PDFInfo
- Publication number
- US20180013053A1 US20180013053A1 US15/644,753 US201715644753A US2018013053A1 US 20180013053 A1 US20180013053 A1 US 20180013053A1 US 201715644753 A US201715644753 A US 201715644753A US 2018013053 A1 US2018013053 A1 US 2018013053A1
- Authority
- US
- United States
- Prior art keywords
- ybco
- layer
- layers
- josephson junction
- implementations
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N60/00—Superconducting devices
- H10N60/10—Junction-based devices
- H10N60/12—Josephson-effect devices
- H10N60/124—Josephson-effect devices comprising high-Tc ceramic materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N60/00—Superconducting devices
- H10N60/01—Manufacture or treatment
- H10N60/0912—Manufacture or treatment of Josephson-effect devices
- H10N60/0941—Manufacture or treatment of Josephson-effect devices comprising high-Tc ceramic materials
-
- H01L39/2496—
-
- H01L39/025—
-
- H01L39/225—
-
- H01L39/2432—
-
- H01L39/2461—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N60/00—Superconducting devices
- H10N60/01—Manufacture or treatment
- H10N60/0268—Manufacture or treatment of devices comprising copper oxide
- H10N60/0296—Processes for depositing or forming superconductor layers
- H10N60/0381—Processes for depositing or forming superconductor layers by evaporation independent of heat source, e.g. MBE
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N60/00—Superconducting devices
- H10N60/01—Manufacture or treatment
- H10N60/0268—Manufacture or treatment of devices comprising copper oxide
- H10N60/0296—Processes for depositing or forming superconductor layers
- H10N60/0576—Processes for depositing or forming superconductor layers characterised by the substrate
- H10N60/0632—Intermediate layers, e.g. for growth control
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N60/00—Superconducting devices
- H10N60/80—Constructional details
- H10N60/805—Constructional details for Josephson-effect devices
Definitions
- the invention is generally related to high temperature superconductors, and more specifically, to techniques for manufacturing improved YBCO-based vertical Josephson Junctions (JJs) using molecular beam epitaxy (MBE).
- JJs vertical Josephson Junctions
- MBE molecular beam epitaxy
- JJs c-axis Josephson Junctions
- a-axis thin film YBCO layers may be deposited using a technique called molecular beam epitaxy (MBE).
- MBE is a well-characterized crystal growth technique for improved thin films in the semiconductor domain.
- MBE may be used to grow very high quality YBCO (and related) thin films in an a-axis crystal orientation.
- Various implementations of the invention provide higher crystalline quality, higher accuracy in film thickness, higher a-axis orientation, as well as single crystal growth with lattice matching or strained lattice matching with YBCO-related thin film materials.
- Various implementations of the invention utilize various perovskite materials including, but not limited to, YBa 2 Cu 3 O 7-x , PrBa 2 Cu 3 O 7-x , DyBa 2 Cu 3 O 7-x , NdBa 2 Cu 3 O 7-x , and other perovskites.
- Such materials are commonly and collectively expressed as XBa 2 Cu 3 O 7-x (XBCO) where X can be elements such as Y, Pr, Dy, Nd etc., as would be appreciated.
- XBCO XBa 2 Cu 3 O 7-x
- these materials are more commonly referred to as simply YBCO, PBCO, DBCO, NBCO, etc., as would be appreciated.
- the substrate may be placed inside an MBE reactor and exposed to various metallic sources at temperature.
- A-axis films may be grown onto the substrate using a RHEED measuring tool to monitor and maintain good crystallographic quality.
- Thickness sensors may be used to accurately measure the height (e.g., thickness) of the a-axis films, and temperature sensors may be used to make sure the a-axis crystal is grown with correct specifications, and robustness for repeatability.
- buffer layers may be grown to allow the YBCO and/or related thin films to be lattice matched and grown with high quality onto the substrates.
- buffer layers of aluminum nitride (AlN) and/or gallium nitride (GaN) may be used to grow onto SiC substrates to allow the growth of LSGO to become a base layer for JJ device epitaxial growth (alternating and various composition of layers of YBCO and PBCO).
- the wafer may be removed and JJ devices may be subsequently fabricated using a clean room facility with standard tooling (dry etch, wet etch, photolithography, metallization, etc.) as would be appreciated.
- FIG. 1 illustrates a conventional c-axis orientation epitaxial structure of a Josephson Junction.
- FIG. 2 illustrates an a-axis orientation epitaxial structure of a Josephson Junction according to various implementations of the invention.
- FIG. 3 illustrates an epitaxial layer that may be grown using MBE according to various implementations of the invention, namely, a buffer layer onto a substrate.
- FIG. 4 illustrates an epitaxial layer that may be grown by MBE according to various implementations of the invention, namely a template layer onto the buffer layer.
- FIG. 5 illustrates epitaxial layers that may be grown by MBE a-axis orientation according to various implementations of the invention, namely layers of YBCO and PBCO that form a JJ device onto the template layer.
- FIG. 6 illustrates epitaxial layers that may be grown by MBE a-axis orientation according to various implementations of the invention, namely multiple alternating superlattice layers of YBCO and PBCO that form a JJ device onto the template layer.
- FIG. 7 illustrates an epitaxial layer that may be grown using MBE according to various implementations of the invention, namely, a buffer layer onto a substrate.
- FIG. 8 illustrates epitaxial layers that may be grown by MBE a-axis orientation according to various implementations of the invention, namely layers of YBCO and PBCO that form a JJ device onto a YBCO template layer that in turn was grown on top of the buffer layer.
- FIG. 9 illustrates a Josephson Junction device with electrical terminals coupled to the conductive layers according to various implementations of the invention.
- Various implementations of the invention utilize YBCO and related films grown in an a-axis crystal orientation. While a-axis orientation growth of YBCO has been demonstrated previously, a-axis YBCO films have not been used to commercially develop a vertical Josephson Junction (JJ) as a result of high cost, low quality, poor crystal growth, poor film thickness, poor composition, and difficult control typically associated with growth of such a-axis YBCO films.
- JJ vertical Josephson Junction
- pulsed laser deposition thin films of YBCO have experienced various manufacturing issues, such as the material being brittle and prone to excessive degradation even in the c-axis orientation, which also has experienced limited commercial success. These conditions are significantly worse for a-axis crystal orientations of YBCO films. As a result, pulsed laser deposition as a technique to deposit thin film YBCO materials has suffered significant set-backs.
- YBCO has great potential to industries that rely on magnetic fields (shields, magnets, high current products, bearings, etc.) with a vertical JJ device structure.
- a longer coherence length in a-axis YBCO as well as a higher current density makes a-axis YBCO desirable over c-axis YBCO for vertical JJ devices.
- Various implementations of the invention provide a cost effective process to grow thin film YBCO a-axis orientation materials that are not only low cost, and high quality, but also can perform better than conventional c-axis YBCO materials.
- vertical JJ devices may be realized using a-axis thin film deposition of YBCO and PBCO layers. These YBCO and PBCO layers are deposited using a technique called molecular beam epitaxy (MBE). MBE is a well characterized crystal growth technique for improved thin films in the semiconductor domain. Various implementations of the invention use MBE to grow very high quality YBCO thin films (and related films such as PBCO, DBCO, NBCO, etc.) in an a-axis crystal orientation.
- MBE molecular beam epitaxy
- MBE Materials such as PBCO are considered barrier layers as they typically separate the YBCO layers in a vertical JJ device structure.
- MBE allows for higher crystalline quality, higher accuracy in film thickness, higher a-axis orientation, as well as single crystal growth with lattice matching or strained lattice matching with YBCO-related thin film materials. MBE also allows the a-axis films to circumvent the oxygen disorder that has typically prevented previous attempts to grow such films using pulse laser deposition from being successful.
- these MBE-grown a-axis films may be grown onto various types of substrates: 1) the first being SrLaGaO 3 [100] (commonly referred to as LSGO); 2) the second being strontium titanate (STO); and 3) the third being silicon carbide (SiC) substrates.
- substrates There are a number of other substrates that may be utilized to support MBE-grown a-axis films, including, but not limited to: Silicon (Si), Sapphire (Al 2 O 3 ), and Magnesium Oxide (MgO).
- LSGO may not be available in large format wafer sizes
- SiC, Si, Sapphire, MgO and STO all are available in larger format wafer sizes of 50 mm or more.
- the substrates are at least 100 mm in size, or in some implementations, 150 mm, so that the completed a-axis films that are grown onto the substrates may be fabricated in a standard semiconductor fabrication facility.
- the substrates may be grown in the [100] crystal orientation; in some implementations of the invention, the substrates may be grown in the [111] crystal orientation, the [110] crystal orientation, or other orientations as would be appreciated.
- the substrate is placed inside an MBE reactor and exposed to various metallic sources at temperature.
- a-axis films may be grown onto the substrate using a RHEED measuring tool to monitor and maintain good crystallographic quality.
- thickness sensors may be used to accurately measure a height (i.e., thickness) of the a-axis films.
- temperature sensors may be used to make sure the a-axis crystal is grown with correct specifications, and robustness for repeatability.
- buffer layers may be grown to allow the YBCO and related thin films to be lattice matched and grown with high quality onto the substrates.
- buffer layers of aluminum nitride (AlN) and/or gallium nitride (GaN) may be used to grow onto SiC substrates to allow the growth of LSGO to become a base layer for JJ device epitaxial growth (alternating and various composition of layers of YBCO and PBCO).
- JJ devices may be fabricated using a clean room facility with standard tooling (dry etch, wet etch, photolithography, metallization, etc.) as would be appreciated.
- Vertical JJ structures using a-axis crystal orientation may be realized using a number of different barrier layers that may be placed in between conductive YBCO layers.
- PCBO, NBCO, and DBCO may each function as a barrier layer.
- more than one barrier layer may be used in between conductive YBCO layers.
- a transition from conductive YBCO layer to barrier layer may be a complex layer structure comprising a number of thinner interface layers, each comprising one or more of the barrier layer materials.
- FIG. 1 illustrates a conventional c-axis orientation epitaxial structure 100 of a vertical JJ device.
- current flow, I jj between conductive layers 120 and across a barrier layer 110 is poor in the vertical direction.
- the height (i.e., thickness) of the various layers 110 , 120 is extremely inaccurate. This is illustrated in FIG. 1 by the differing thicknesses of layers 110 , 120 .
- such conventional processes are not sufficiently accurate to design and develop commercial JJ devices, particularly with barrier layers 110 having thicknesses on the order of tens of nanometers.
- FIG. 2 illustrates an a-axis orientation epitaxial structure 200 of a vertical JJ device according to various implementations of the invention.
- Various implementations of the invention provide superior current flow between conductive layers 220 and across a barrier layer 210 .
- thicknesses of the respective layers 210 , 220 are more tightly controlled resulting in higher performance operation.
- a thickness of the respective films are typically 100 nanometers; however, the thicknesses may range from 10 nanometers to over 1000 nanometers.
- a quality of the films is single crystal (as may be tested/determined by x-ray diffraction); in some implementations of the invention, the quality of the films is nearly single crystal.
- Vertical JJ devices may be readily fabricated using standard fabrication plants in the semiconductor business as would be appreciated.
- FIG. 3 illustrates an epitaxial layer 300 that may be grown using MBE according to various implementations of the invention, namely, a buffer layer 320 onto a substrate 310 .
- substrate 310 may be SiC according to various implementations of the invention.
- SiC SiC
- One advantage of using SiC for substrate 310 is that the material is available in large format wafers, which makes the fabrication of the wafer simpler and more cost effective.
- buffer layer 320 may be AlN, MgO, or GaN according to various implementations of the invention.
- buffer layer 320 may be any other material that can be epitaxially lattice matched to SiC.
- an interface 315 between substrate layer 310 and buffer layer 320 may be clean and abrupt.
- interface 315 may be graded between buffer layer 320 and substrate layer 310 as would be appreciated. For example, there might be interface layers that would include compounds of both substrate layer 310 as well as buffer layer 320 .
- a thickness of buffer layer 320 may well approach a few 100 nanometers.
- a thickness of buffer layer 320 may reach a few 1000 nanometers.
- Buffer layer 320 may also be a combination of epitaxial layers of related compounds. Examples would be AlN interspaced with layers of AlGaN, InGaN, or InAlGaN.
- FIG. 4 illustrates an epitaxial layer 400 that may be grown by MBE according to various implementations of the invention, namely a template layer 430 onto buffer layer 320 .
- template layer 430 may be LSGO that is grown by MBE onto a AlN buffer layer 320 .
- the LSGO acts as a template that sets up the correct crystal orientation for a-axis YBCO.
- a thickness of template layer 430 may be 10 s of nanometers.
- Template layer 430 may be grown onto various buffer layer materials that include GaN, AlN, MgO or other materials as would be appreciated.
- the crystal lattice between template layer 430 and buffer layer 320 may be single crystal, strained single crystal, polycrystalline, and even relaxed.
- the purpose of template layer 430 is to be able to set the crystal orientation of the vertical JJ to be a-axis.
- FIG. 5 illustrates epitaxial layers 500 that may be grown by MBE a-axis orientation according to various implementations of the invention, namely conductive layers 540 and barrier layer 550 that form a JJ device 510 on template layer 430 .
- FIG. 5 illustrates a simple PBCO barrier layer 550 sandwiched between two conductive YBCO layers 540 .
- a thickness of barrier layer 550 is between 1 and 1000 nanometers. In some implementations of the invention, a thickness of barrier layer 550 is on the order of 10 s of nanometers (i.e., 10 nm to 100 nm). In some implementations of the invention, a thickness of conductive layer 550 is between 1 and 1000 nanometers. In some implementations of the invention, a thickness of barrier layer 550 is on the order of 10 s of nanometers (i.e., 10 nm to 100 nm). In some implementations of the invention, barrier layer 550 is thicker that conductive layer 540 . In some implementations of the invention, conductive layer 540 is thicker that barrier layer 550 . In some implementations of the invention, each conductive layer 540 has the same thickness. In some implementations of the invention, each conductive layer 540 has a different thickness.
- YBCO and PBCO may also be grown where a number of conductive layers 540 and barrier layers 550 may increase depending on a design of a vertical JJ device 610 .
- a buffer layer and a substrate layer are not illustrated for purposes of convenience.
- the thickness may be 100 s of nanometers.
- more than one barrier layer 550 may be used in between conductive YBCO layers 540 similar to barrier layers that are used in multi-quantum wells.
- barrier layers are inter-spaced between, above and below conductive layer 540 in a superlattice format.
- a transition from conductive YBCO layer 540 to barrier layer 550 may be part of a more complex layer structure where a number of thinner interface layers comprise one or more of the barrier layer materials.
- These interface layers act as a simple transition from conductive layer 540 to barrier layer 550 (and back) through changing of material composition. Interface layers may be grown by simply turning off one metal, and turning on another metal.
- the transition layer may also be composed of a number of layers that not only allow material composition change but doping, temperature, charge distribution, strained lattice effects, stressed lattice effects, lattice mismatch effects, and bandgap engineering as part of the overall interface design between conductive and insulative layers.
- FIG. 7 illustrates an epitaxial layer 700 that may be grown using MBE according to various implementations of the invention, namely, a buffer layer 720 onto a substrate 710 .
- substrate 710 may be an LSGO substrate in various implementations of the invention.
- buffer layer 720 may be a YBCO or MgO buffer layer.
- conductive YBCO layers and barrier PBCO layers (collectively, not otherwise illustrated in FIG. 7 ) that form the vertical JJ device may be grown on top of buffer layer 720 .
- LSGO substrates 710 do not come in large format wafers, and thus may limit commercial development. Nonetheless, use of LSGO substrates 710 may be desirable as they provide a vehicle for high quality a-axis YBCO films using MBE.
- FIG. 8 illustrates epitaxial layers 800 that may be grown by MBE a-axis orientation according to various implementations of the invention, namely conductive layers 840 of YBCO and a barrier layer 850 of PBCO that form a JJ device 810 onto a YBCO template layer 830 that in turn was grown on top of buffer layer 720 .
- vertical JJ device 810 may be formed on an LSGO substrate 710 with buffer layers 720 of YBCO or MgO, and template layer 830 of YBCO.
- YBCO template layer 830 promotes a-axis growth of vertical conductive YBCO layer 840 and barrier PBCO layers 850 for vertical JJ device 810 .
- FIG. 9 illustrates a JJ device 910 with electrical terminals 920 coupled to conductive layers 940 according to various implementations of the invention.
- YBCO a-axis conductive layers 840 are grown on top of YBCO template layer 830 .
- vertical JJ device 910 may be either dry or wet etched to create a mesa structure. Etching removes some of the top two layers to expose the lower conductive YBCO layer.
- Electrical contacts 920 may be made using ohmic metallization from e-beam evaporators that use silver or gold. Wire bonding of conductors 930 to electrical contacts 920 allow electrical stimulus to reach vertical JJ device 910 and on operation conduction occurs between two conductive layers 840 and across barrier region 850 (i.e., barrier layer).
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Ceramic Engineering (AREA)
- Physical Deposition Of Substances That Are Components Of Semiconductor Devices (AREA)
- Recrystallisation Techniques (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
Abstract
Description
- This Application claims priority to U.S. Provisional Patent Application No. 62/360,920, entitled “Improved Semiconductor Device using Molecular Beam Epitaxy,” which was filed on Jul. 11, 2016. The foregoing application is incorporated herein by reference in its entirety.
- The invention is generally related to high temperature superconductors, and more specifically, to techniques for manufacturing improved YBCO-based vertical Josephson Junctions (JJs) using molecular beam epitaxy (MBE).
- There are many conventional techniques to produce YBCO materials, the most common of which is pulsed laser deposition. This technique has been the leading commercial technique to grow YBCO films in a c-axis crystalline orientation. These YBCO films have successfully produced c-axis Josephson Junctions (JJs) that have been utilized to produce superconducting wires, sensors, and other applications.
- Improved techniques for producing YBCO materials, including JJs, are needed.
- According to various implementations of the invention, a-axis thin film YBCO layers may be deposited using a technique called molecular beam epitaxy (MBE). MBE is a well-characterized crystal growth technique for improved thin films in the semiconductor domain. According to various implementations of the invention, MBE may be used to grow very high quality YBCO (and related) thin films in an a-axis crystal orientation. Various implementations of the invention provide higher crystalline quality, higher accuracy in film thickness, higher a-axis orientation, as well as single crystal growth with lattice matching or strained lattice matching with YBCO-related thin film materials.
- Various implementations of the invention utilize various perovskite materials including, but not limited to, YBa2Cu3O7-x, PrBa2Cu3O7-x, DyBa2Cu3O7-x, NdBa2Cu3O7-x, and other perovskites. Such materials are commonly and collectively expressed as XBa2Cu3O7-x (XBCO) where X can be elements such as Y, Pr, Dy, Nd etc., as would be appreciated. For purposes of this description, these materials are more commonly referred to as simply YBCO, PBCO, DBCO, NBCO, etc., as would be appreciated.
- According to various implementations of the invention, the substrate may be placed inside an MBE reactor and exposed to various metallic sources at temperature. A-axis films may be grown onto the substrate using a RHEED measuring tool to monitor and maintain good crystallographic quality. Thickness sensors may be used to accurately measure the height (e.g., thickness) of the a-axis films, and temperature sensors may be used to make sure the a-axis crystal is grown with correct specifications, and robustness for repeatability.
- In various implementations of the invention, various buffer layers may be grown to allow the YBCO and/or related thin films to be lattice matched and grown with high quality onto the substrates. In some implementations, buffer layers of aluminum nitride (AlN) and/or gallium nitride (GaN) may be used to grow onto SiC substrates to allow the growth of LSGO to become a base layer for JJ device epitaxial growth (alternating and various composition of layers of YBCO and PBCO).
- According to various implementations of the invention, once all of the thin film layers are deposited using the MBE reactor, the wafer may be removed and JJ devices may be subsequently fabricated using a clean room facility with standard tooling (dry etch, wet etch, photolithography, metallization, etc.) as would be appreciated.
-
FIG. 1 illustrates a conventional c-axis orientation epitaxial structure of a Josephson Junction. -
FIG. 2 illustrates an a-axis orientation epitaxial structure of a Josephson Junction according to various implementations of the invention. -
FIG. 3 illustrates an epitaxial layer that may be grown using MBE according to various implementations of the invention, namely, a buffer layer onto a substrate. -
FIG. 4 illustrates an epitaxial layer that may be grown by MBE according to various implementations of the invention, namely a template layer onto the buffer layer. -
FIG. 5 illustrates epitaxial layers that may be grown by MBE a-axis orientation according to various implementations of the invention, namely layers of YBCO and PBCO that form a JJ device onto the template layer. -
FIG. 6 illustrates epitaxial layers that may be grown by MBE a-axis orientation according to various implementations of the invention, namely multiple alternating superlattice layers of YBCO and PBCO that form a JJ device onto the template layer. -
FIG. 7 illustrates an epitaxial layer that may be grown using MBE according to various implementations of the invention, namely, a buffer layer onto a substrate. -
FIG. 8 illustrates epitaxial layers that may be grown by MBE a-axis orientation according to various implementations of the invention, namely layers of YBCO and PBCO that form a JJ device onto a YBCO template layer that in turn was grown on top of the buffer layer. -
FIG. 9 illustrates a Josephson Junction device with electrical terminals coupled to the conductive layers according to various implementations of the invention. - Various implementations of the invention utilize YBCO and related films grown in an a-axis crystal orientation. While a-axis orientation growth of YBCO has been demonstrated previously, a-axis YBCO films have not been used to commercially develop a vertical Josephson Junction (JJ) as a result of high cost, low quality, poor crystal growth, poor film thickness, poor composition, and difficult control typically associated with growth of such a-axis YBCO films.
- Furthermore, pulsed laser deposition thin films of YBCO have experienced various manufacturing issues, such as the material being brittle and prone to excessive degradation even in the c-axis orientation, which also has experienced limited commercial success. These conditions are significantly worse for a-axis crystal orientations of YBCO films. As a result, pulsed laser deposition as a technique to deposit thin film YBCO materials has suffered significant set-backs.
- In spite of these disadvantages, YBCO has great potential to industries that rely on magnetic fields (shields, magnets, high current products, bearings, etc.) with a vertical JJ device structure. For example, a longer coherence length in a-axis YBCO as well as a higher current density makes a-axis YBCO desirable over c-axis YBCO for vertical JJ devices. Various implementations of the invention provide a cost effective process to grow thin film YBCO a-axis orientation materials that are not only low cost, and high quality, but also can perform better than conventional c-axis YBCO materials.
- According to various implementations of the invention, vertical JJ devices may be realized using a-axis thin film deposition of YBCO and PBCO layers. These YBCO and PBCO layers are deposited using a technique called molecular beam epitaxy (MBE). MBE is a well characterized crystal growth technique for improved thin films in the semiconductor domain. Various implementations of the invention use MBE to grow very high quality YBCO thin films (and related films such as PBCO, DBCO, NBCO, etc.) in an a-axis crystal orientation.
- Materials such as PBCO are considered barrier layers as they typically separate the YBCO layers in a vertical JJ device structure. MBE allows for higher crystalline quality, higher accuracy in film thickness, higher a-axis orientation, as well as single crystal growth with lattice matching or strained lattice matching with YBCO-related thin film materials. MBE also allows the a-axis films to circumvent the oxygen disorder that has typically prevented previous attempts to grow such films using pulse laser deposition from being successful.
- According to various implementations of the invention, these MBE-grown a-axis films may be grown onto various types of substrates: 1) the first being SrLaGaO3[100] (commonly referred to as LSGO); 2) the second being strontium titanate (STO); and 3) the third being silicon carbide (SiC) substrates. There are a number of other substrates that may be utilized to support MBE-grown a-axis films, including, but not limited to: Silicon (Si), Sapphire (Al2O3), and Magnesium Oxide (MgO). While LSGO may not be available in large format wafer sizes, SiC, Si, Sapphire, MgO and STO all are available in larger format wafer sizes of 50 mm or more. In some implementations of the invention, the substrates are at least 100 mm in size, or in some implementations, 150 mm, so that the completed a-axis films that are grown onto the substrates may be fabricated in a standard semiconductor fabrication facility.
- In some implementations of the invention, the substrates may be grown in the [100] crystal orientation; in some implementations of the invention, the substrates may be grown in the [111] crystal orientation, the [110] crystal orientation, or other orientations as would be appreciated.
- In some implementations of the invention, the substrate is placed inside an MBE reactor and exposed to various metallic sources at temperature. In some implementations of the invention, a-axis films may be grown onto the substrate using a RHEED measuring tool to monitor and maintain good crystallographic quality. In some implementations of the invention, thickness sensors may be used to accurately measure a height (i.e., thickness) of the a-axis films. In some implementations of the invention, temperature sensors may be used to make sure the a-axis crystal is grown with correct specifications, and robustness for repeatability.
- Various buffer layers may be grown to allow the YBCO and related thin films to be lattice matched and grown with high quality onto the substrates. In some implementations of the invention, buffer layers of aluminum nitride (AlN) and/or gallium nitride (GaN) may be used to grow onto SiC substrates to allow the growth of LSGO to become a base layer for JJ device epitaxial growth (alternating and various composition of layers of YBCO and PBCO).
- Once all of the thin film layers are deposited using the MBE reactor, the wafer is removed, and JJ devices may be fabricated using a clean room facility with standard tooling (dry etch, wet etch, photolithography, metallization, etc.) as would be appreciated.
- Vertical JJ structures using a-axis crystal orientation may be realized using a number of different barrier layers that may be placed in between conductive YBCO layers. According to various implementations of the invention, PCBO, NBCO, and DBCO may each function as a barrier layer. In some implementations of the invention, more than one barrier layer may be used in between conductive YBCO layers. In some implementations of the invention, a transition from conductive YBCO layer to barrier layer may be a complex layer structure comprising a number of thinner interface layers, each comprising one or more of the barrier layer materials.
-
FIG. 1 illustrates a conventional c-axis orientationepitaxial structure 100 of a vertical JJ device. In this orientation, current flow, Ijj, betweenconductive layers 120 and across abarrier layer 110 is poor in the vertical direction. Furthermore, as PLD is used as the growth technique for these devices, the height (i.e., thickness) of thevarious layers FIG. 1 by the differing thicknesses oflayers barrier layers 110 having thicknesses on the order of tens of nanometers. - As would be appreciated, typical current flow in the c-axis films is contrary to the operation of the vertical JJ device, which requires current flow across
barrier layer 110. As a result, such devices demonstrate poor performance irrespective of the thickness and quality ofconductive layers 120 orbarrier layer 110. -
FIG. 2 illustrates an a-axis orientationepitaxial structure 200 of a vertical JJ device according to various implementations of the invention. Various implementations of the invention provide superior current flow betweenconductive layers 220 and across abarrier layer 210. Also, due to the growth ofstructure 200 using MBE, thicknesses of therespective layers -
FIG. 3 illustrates anepitaxial layer 300 that may be grown using MBE according to various implementations of the invention, namely, abuffer layer 320 onto asubstrate 310. As illustrated inFIG. 3 ,substrate 310 may be SiC according to various implementations of the invention. One advantage of using SiC forsubstrate 310 is that the material is available in large format wafers, which makes the fabrication of the wafer simpler and more cost effective. - As also illustrated in
FIG. 3 ,buffer layer 320 may be AlN, MgO, or GaN according to various implementations of the invention. As would be appreciated, in some implementations of the invention,buffer layer 320 may be any other material that can be epitaxially lattice matched to SiC. In some implementations of the invention, aninterface 315 betweensubstrate layer 310 andbuffer layer 320 may be clean and abrupt. In some implementations of the invention,interface 315 may be graded betweenbuffer layer 320 andsubstrate layer 310 as would be appreciated. For example, there might be interface layers that would include compounds of bothsubstrate layer 310 as well asbuffer layer 320. In some implementations of the invention, a thickness ofbuffer layer 320 may well approach a few 100 nanometers. In some implementations of the invention, a thickness ofbuffer layer 320 may reach a few 1000 nanometers.Buffer layer 320 may also be a combination of epitaxial layers of related compounds. Examples would be AlN interspaced with layers of AlGaN, InGaN, or InAlGaN. -
FIG. 4 illustrates anepitaxial layer 400 that may be grown by MBE according to various implementations of the invention, namely atemplate layer 430 ontobuffer layer 320. As illustrated inFIG. 4 ,template layer 430 may be LSGO that is grown by MBE onto aAlN buffer layer 320. In this case, the LSGO acts as a template that sets up the correct crystal orientation for a-axis YBCO. In some implementations of the invention, a thickness oftemplate layer 430 may be 10 s of nanometers.Template layer 430 may be grown onto various buffer layer materials that include GaN, AlN, MgO or other materials as would be appreciated. The crystal lattice betweentemplate layer 430 andbuffer layer 320 may be single crystal, strained single crystal, polycrystalline, and even relaxed. The purpose oftemplate layer 430 is to be able to set the crystal orientation of the vertical JJ to be a-axis. -
FIG. 5 illustratesepitaxial layers 500 that may be grown by MBE a-axis orientation according to various implementations of the invention, namelyconductive layers 540 andbarrier layer 550 that form aJJ device 510 ontemplate layer 430.FIG. 5 illustrates a simplePBCO barrier layer 550 sandwiched between two conductive YBCO layers 540. - In some implementations of the invention, a thickness of
barrier layer 550 is between 1 and 1000 nanometers. In some implementations of the invention, a thickness ofbarrier layer 550 is on the order of 10 s of nanometers (i.e., 10 nm to 100 nm). In some implementations of the invention, a thickness ofconductive layer 550 is between 1 and 1000 nanometers. In some implementations of the invention, a thickness ofbarrier layer 550 is on the order of 10 s of nanometers (i.e., 10 nm to 100 nm). In some implementations of the invention,barrier layer 550 is thicker thatconductive layer 540. In some implementations of the invention,conductive layer 540 is thicker thatbarrier layer 550. In some implementations of the invention, eachconductive layer 540 has the same thickness. In some implementations of the invention, eachconductive layer 540 has a different thickness. - As illustrated in
FIG. 6 , other superlattice formations of YBCO and PBCO may also be grown where a number ofconductive layers 540 andbarrier layers 550 may increase depending on a design of avertical JJ device 610. (InFIG. 6 , a buffer layer and a substrate layer are not illustrated for purposes of convenience.) In some implementations of the invention, the thickness may be 100 s of nanometers. - In some implementations as illustrated in
FIG. 6 , more than onebarrier layer 550 may be used in between conductive YBCO layers 540 similar to barrier layers that are used in multi-quantum wells. In this case, barrier layers are inter-spaced between, above and belowconductive layer 540 in a superlattice format. In some implementations of the invention, a transition fromconductive YBCO layer 540 tobarrier layer 550 may be part of a more complex layer structure where a number of thinner interface layers comprise one or more of the barrier layer materials. These interface layers act as a simple transition fromconductive layer 540 to barrier layer 550 (and back) through changing of material composition. Interface layers may be grown by simply turning off one metal, and turning on another metal. The transition layer may also be composed of a number of layers that not only allow material composition change but doping, temperature, charge distribution, strained lattice effects, stressed lattice effects, lattice mismatch effects, and bandgap engineering as part of the overall interface design between conductive and insulative layers. -
FIG. 7 illustrates anepitaxial layer 700 that may be grown using MBE according to various implementations of the invention, namely, abuffer layer 720 onto asubstrate 710. As illustrated inFIG. 7 ,substrate 710 may be an LSGO substrate in various implementations of the invention. As also illustrated inFIG. 7 ,buffer layer 720 may be a YBCO or MgO buffer layer. In these implementations, conductive YBCO layers and barrier PBCO layers (collectively, not otherwise illustrated inFIG. 7 ) that form the vertical JJ device may be grown on top ofbuffer layer 720. One important difference here is thatLSGO substrates 710 do not come in large format wafers, and thus may limit commercial development. Nonetheless, use ofLSGO substrates 710 may be desirable as they provide a vehicle for high quality a-axis YBCO films using MBE. -
FIG. 8 illustratesepitaxial layers 800 that may be grown by MBE a-axis orientation according to various implementations of the invention, namelyconductive layers 840 of YBCO and abarrier layer 850 of PBCO that form aJJ device 810 onto aYBCO template layer 830 that in turn was grown on top ofbuffer layer 720. In some implementations of the invention,vertical JJ device 810 may be formed on anLSGO substrate 710 withbuffer layers 720 of YBCO or MgO, andtemplate layer 830 of YBCO. In these implementations,YBCO template layer 830 promotes a-axis growth of verticalconductive YBCO layer 840 and barrier PBCO layers 850 forvertical JJ device 810. -
FIG. 9 illustrates a JJ device 910 withelectrical terminals 920 coupled to conductive layers 940 according to various implementations of the invention. As illustrated inFIG. 9 , YBCO a-axisconductive layers 840 are grown on top ofYBCO template layer 830. In some implementations of the invention, vertical JJ device 910 may be either dry or wet etched to create a mesa structure. Etching removes some of the top two layers to expose the lower conductive YBCO layer.Electrical contacts 920 may be made using ohmic metallization from e-beam evaporators that use silver or gold. Wire bonding ofconductors 930 toelectrical contacts 920 allow electrical stimulus to reach vertical JJ device 910 and on operation conduction occurs between twoconductive layers 840 and across barrier region 850 (i.e., barrier layer). - While the invention has been described herein as using YBCO for the conductive layer(s), other perovskites may be used as would be appreciated.
Claims (14)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/644,753 US10431729B2 (en) | 2016-07-11 | 2017-07-08 | Josephson junction using molecular beam epitaxy |
US16/576,432 US11201278B2 (en) | 2016-07-11 | 2019-09-19 | Josephson Junction using molecular beam epitaxy |
US17/547,810 US11974508B2 (en) | 2016-07-11 | 2021-12-10 | Josephson Junction using molecular beam epitaxy |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201662360920P | 2016-07-11 | 2016-07-11 | |
US15/644,753 US10431729B2 (en) | 2016-07-11 | 2017-07-08 | Josephson junction using molecular beam epitaxy |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/576,432 Continuation US11201278B2 (en) | 2016-07-11 | 2019-09-19 | Josephson Junction using molecular beam epitaxy |
Publications (2)
Publication Number | Publication Date |
---|---|
US20180013053A1 true US20180013053A1 (en) | 2018-01-11 |
US10431729B2 US10431729B2 (en) | 2019-10-01 |
Family
ID=60910589
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/644,753 Active US10431729B2 (en) | 2016-07-11 | 2017-07-08 | Josephson junction using molecular beam epitaxy |
US16/576,432 Active US11201278B2 (en) | 2016-07-11 | 2019-09-19 | Josephson Junction using molecular beam epitaxy |
US17/547,810 Active US11974508B2 (en) | 2016-07-11 | 2021-12-10 | Josephson Junction using molecular beam epitaxy |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/576,432 Active US11201278B2 (en) | 2016-07-11 | 2019-09-19 | Josephson Junction using molecular beam epitaxy |
US17/547,810 Active US11974508B2 (en) | 2016-07-11 | 2021-12-10 | Josephson Junction using molecular beam epitaxy |
Country Status (2)
Country | Link |
---|---|
US (3) | US10431729B2 (en) |
WO (1) | WO2018013436A1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10333047B2 (en) * | 2011-03-30 | 2019-06-25 | Ambatrue, Inc. | Electrical, mechanical, computing/ and/or other devices formed of extremely low resistance materials |
US20210320240A1 (en) * | 2020-04-13 | 2021-10-14 | International Business Machines Corporation | Vertical al/epi si/al, and also al/al oxide/al, josephson junction devices for qubits |
WO2022219857A1 (en) * | 2021-04-13 | 2022-10-20 | 住友電気工業株式会社 | Joined body and method for producing joined body |
US11563162B2 (en) * | 2020-01-09 | 2023-01-24 | International Business Machines Corporation | Epitaxial Josephson junction transmon device |
US11581472B2 (en) | 2019-08-07 | 2023-02-14 | International Business Machines Corporation | Superconductor-semiconductor Josephson junction |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10431729B2 (en) * | 2016-07-11 | 2019-10-01 | Ambature, Inc. | Josephson junction using molecular beam epitaxy |
US20230172075A1 (en) * | 2021-07-08 | 2023-06-01 | Ambature, Inc. | Axis Josephson Junctions with Improved Smoothness |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5179070A (en) * | 1988-04-30 | 1993-01-12 | Sumitomo Electric Industries, Ltd. | Semiconductor substrate having a superconducting thin film with a buffer layer in between |
WO1994007270A1 (en) * | 1992-09-14 | 1994-03-31 | Conductus, Inc. | Improved barrier layers for oxide superconductor devices and circuits |
US5741377A (en) * | 1995-04-10 | 1998-04-21 | Martin Marietta Energy Systems, Inc. | Structures having enhanced biaxial texture and method of fabricating same |
AU7458796A (en) * | 1995-10-24 | 1997-05-15 | Regents Of The University Of California, The | High temperature superconducting josephson junctions and squids |
KR0175359B1 (en) * | 1995-12-15 | 1999-02-01 | 양승택 | Method for fabricating superconductor-insulator-superconductor josephson tunnel junction structure |
US6663989B2 (en) * | 2001-06-06 | 2003-12-16 | Max-Planck-Institut Fur Mikrostrukturphysik | Non c-axis oriented bismuth-layered perovskite ferroelectric structure epitaxially grown on buffered silicon |
KR20040032093A (en) * | 2001-08-22 | 2004-04-14 | 재단법인 국제 초전도 산업기술연구 센터 | High Temperature Superconducting Josephson Junction, Superconducting Electronic Device Provided with The Former And Method of Manufacturing High Temperature Superconducting Josephson Junction |
US20040069991A1 (en) * | 2002-10-10 | 2004-04-15 | Motorola, Inc. | Perovskite cuprate electronic device structure and process |
CN1868030A (en) * | 2003-09-12 | 2006-11-22 | 哥本哈根大学 | Method of fabrication and device comprising elongated nanosize elements |
US8404620B2 (en) * | 2011-03-30 | 2013-03-26 | Ambature, Llc | Extremely low resistance compositions and methods for creating same |
US10333047B2 (en) * | 2011-03-30 | 2019-06-25 | Ambatrue, Inc. | Electrical, mechanical, computing/ and/or other devices formed of extremely low resistance materials |
US10431729B2 (en) * | 2016-07-11 | 2019-10-01 | Ambature, Inc. | Josephson junction using molecular beam epitaxy |
-
2017
- 2017-07-08 US US15/644,753 patent/US10431729B2/en active Active
- 2017-07-08 WO PCT/US2017/041272 patent/WO2018013436A1/en active Application Filing
-
2019
- 2019-09-19 US US16/576,432 patent/US11201278B2/en active Active
-
2021
- 2021-12-10 US US17/547,810 patent/US11974508B2/en active Active
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10333047B2 (en) * | 2011-03-30 | 2019-06-25 | Ambatrue, Inc. | Electrical, mechanical, computing/ and/or other devices formed of extremely low resistance materials |
US11581472B2 (en) | 2019-08-07 | 2023-02-14 | International Business Machines Corporation | Superconductor-semiconductor Josephson junction |
US11563162B2 (en) * | 2020-01-09 | 2023-01-24 | International Business Machines Corporation | Epitaxial Josephson junction transmon device |
US20230122482A1 (en) * | 2020-01-09 | 2023-04-20 | International Business Machines Corporation | Epitaxial josephson junction transmon device |
US20210320240A1 (en) * | 2020-04-13 | 2021-10-14 | International Business Machines Corporation | Vertical al/epi si/al, and also al/al oxide/al, josephson junction devices for qubits |
US11522116B2 (en) * | 2020-04-13 | 2022-12-06 | International Business Machines Corporation | Vertical AL/EPI SI/AL, and also AL/AL oxide/AL, josephson junction devices for qubits |
WO2022219857A1 (en) * | 2021-04-13 | 2022-10-20 | 住友電気工業株式会社 | Joined body and method for producing joined body |
Also Published As
Publication number | Publication date |
---|---|
US11201278B2 (en) | 2021-12-14 |
US20220246822A1 (en) | 2022-08-04 |
US11974508B2 (en) | 2024-04-30 |
WO2018013436A1 (en) | 2018-01-18 |
US10431729B2 (en) | 2019-10-01 |
US20200091398A1 (en) | 2020-03-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11974508B2 (en) | Josephson Junction using molecular beam epitaxy | |
US8592289B2 (en) | Epitaxial wafer, method for manufacturing gallium nitride semiconductor device, gallium nitride semiconductor device and gallium oxide wafer | |
KR102039389B1 (en) | Gallium Nitride Nanowire Based Electronics | |
US8698254B2 (en) | Tunnel field effect transistor and method for manufacturing same | |
Moazed et al. | Ohmic contacts to semiconducting diamond | |
JP2012142629A (en) | Group iii nitride epitaxial layer on silicon carbide substrate | |
CN104011883A (en) | Method for manufacturing semiconductor micro-or nanowire, semiconductor structure comprising such micro-or nanowire and method for manufacturing semiconductor structure | |
RU2686575C2 (en) | Field-effect transistor with heterojunction | |
US8859315B2 (en) | Epitaxial wafer and manufacturing method thereof | |
US20210043824A1 (en) | Expitaxial semiconductor/superconductor heterostructures | |
KR20240006627A (en) | Epitaxial nitride ferroelectric | |
US8823141B2 (en) | Semiconductor wafer, method of producing semiconductor wafer, electronic device, and method of producing electronic device | |
KR102309747B1 (en) | Ingaaln-based semiconductor element | |
JPH0864596A (en) | Semiconductor device and its manufacture | |
Akiyama et al. | Growth of GaAs on Si and its application to FETs and LEDs | |
JP2005285869A (en) | Epitaxial substrate and semiconductor device using the same | |
US8692105B2 (en) | III-V nitride-based thermoelectric device | |
Gong et al. | Monocrystalline Si/$\beta $-Ga $ _2 $ O $ _3 $ pn heterojunction diodes fabricated via grafting | |
WO2023167709A2 (en) | Semiconductor heterostructures with scandium iii-nitride layer | |
KR930000825B1 (en) | Improved magnetoresistors | |
CN110429135B (en) | Method and structure for injecting spin into GaN-based heterostructure two-dimensional electron gas | |
JP2000068497A (en) | GaN-BASED COMPOUND SEMICONDUCTOR DEVICE | |
Thorsen et al. | Material and device properties of heteroepitaxial GaAs on BeO | |
JP2021100051A (en) | Heterostructure and manufacturing method thereof | |
Wright | Growth and applications of epitaxial transition metal nitride thin film heterostructures |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: LANGER ENERGY INVESTMENTS LLC ET AL., ARIZONA Free format text: SECURITY INTEREST;ASSIGNOR:AMBATURE, INC.;REEL/FRAME:047480/0733 Effective date: 20160201 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
AS | Assignment |
Owner name: AHRE INVESTMENTS, LLC ET AL., ARIZONA Free format text: SECURITY INTEREST;ASSIGNOR:AMBATURE, INC.;REEL/FRAME:049810/0450 Effective date: 20160201 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: AHRE INVESTMENTS, LLC ET AL., ARIZONA Free format text: SECURITY INTEREST;ASSIGNOR:AMBATURE, INC.;REEL/FRAME:051227/0041 Effective date: 20160210 |
|
AS | Assignment |
Owner name: AMBATURE, ARIZONA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LEBBY, MICHAEL S.;REEL/FRAME:057124/0806 Effective date: 20140721 Owner name: AMBATURE, INC., ARIZONA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HARTMANN, DAVIS H.;REEL/FRAME:057128/0778 Effective date: 20110824 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: M2551); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY Year of fee payment: 4 |