US20170287399A1 - Micro Led Display Pixel Architecture - Google Patents
Micro Led Display Pixel Architecture Download PDFInfo
- Publication number
- US20170287399A1 US20170287399A1 US15/086,611 US201615086611A US2017287399A1 US 20170287399 A1 US20170287399 A1 US 20170287399A1 US 201615086611 A US201615086611 A US 201615086611A US 2017287399 A1 US2017287399 A1 US 2017287399A1
- Authority
- US
- United States
- Prior art keywords
- volatile memory
- memory cell
- tft
- led
- activated
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 claims description 10
- 239000002105 nanoparticle Substances 0.000 claims description 7
- 239000010409 thin film Substances 0.000 claims description 7
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 claims description 5
- 230000000903 blocking effect Effects 0.000 claims description 5
- 229910052733 gallium Inorganic materials 0.000 claims description 5
- 229910052738 indium Inorganic materials 0.000 claims description 5
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 claims description 5
- 239000011787 zinc oxide Substances 0.000 claims description 5
- 238000009825 accumulation Methods 0.000 claims description 3
- 229920001621 AMOLED Polymers 0.000 description 12
- 239000003990 capacitor Substances 0.000 description 6
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 238000000034 method Methods 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- 238000004088 simulation Methods 0.000 description 3
- 230000003068 static effect Effects 0.000 description 3
- 230000002452 interceptive effect Effects 0.000 description 2
- 229920000642 polymer Polymers 0.000 description 2
- 230000000644 propagated effect Effects 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 229910007541 Zn O Inorganic materials 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(iv) oxide Chemical compound O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000010454 slate Substances 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
- 238000003949 trap density measurement Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
- G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
- G09G3/3258—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the voltage across the light-emitting element
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
- G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
- G09G3/3233—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0243—Details of the generation of driving signals
- G09G2310/0251—Precharge or discharge of pixel before applying new pixel voltage
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0262—The addressing of the pixel, in a display other than an active matrix LCD, involving the control of two or more scan electrodes or two or more data electrodes, e.g. pixel voltage dependent on signals of two data electrodes
Definitions
- Embodiments described herein generally relate to computer systems. More particularly, embodiments relate to computer system display devices.
- AMOLED Active Matrix Organic Light Emitting Diode
- An AMOLED display generally includes an array of pixels, with each pixel defining an active pixel area and an associated pixel circuit for driving an active pixel area.
- a conventional display pixel used in AMOLEDs generally has two thin film transistors (“TFTs”), a storage capacitor, and an organic light emitting diode (“OLED”).
- the two TFTs include a switching TFT and a driver TFT.
- the switching TFT is turned on, resulting in the data signal being propagated to a storage node. This action charges the storage capacitor and sets up the gate voltage of the driver TFT.
- the driver TFT then converts the data signal into the electrical current.
- the output current of the driver TFT determines the resulting brightness of the OLED.
- the conventional pixel uses a storage capacitor to hold the electrical charges in the pixel. However, the charges stored in the capacitor constantly leak out, and therefore, refresh cycles are required to maintain a static image. Such refresh cycles increase the power consumption of the display system.
- an OLED is a current-driven device whose luminance is determined by the passing current, uniformity between current provided to different pixels of an OLED panel is crucial for providing quality images to a panel implementing current-mode AMOLEDs.
- FIG. 1 illustrates one embodiment of a computing system.
- FIG. 2 illustrates a conventional AMOLED pixel circuit schematic.
- FIG. 3 illustrates a schematic of one embodiment of a AMOLED pixel circuit.
- FIGS. 4A & 4B illustrate a schematic of one embodiment of an energy band diagram of a memory cell.
- FIGS. 5A 5 E illustrate performance simulations for a memory cell.
- a pixel architecture for a micro LED display is described below.
- numerous specific details, such as component and system configurations, may be set forth in order to provide a more thorough understanding of the present invention.
- well-known structures, circuits, and the like have not been shown in detail, to avoid unnecessarily obscuring the present invention.
- FIG. 1 illustrates a block diagram of one embodiment of a mobile device 100 .
- Mobile device 100 may include, but is not limited to, a laptop, a notebook, a handheld computer, a handheld enclosure, a portable electronic device, a mobile internet device (MID), a table, a slate and/or a personal digital assistant. The embodiments, however, are not limited to this example.
- mobile device 100 may include a processor 110 , a memory unit 120 and a screen 130 .
- Processor 110 may be implemented as any processor, such as a complex instruction set computer (CISC) microprocessor, a reduced instruction set computing (RISC) microprocessor, a very long instruction word (VLIW) microprocessor, a processor implementing a combination of instruction sets, or other processor device.
- processor 110 may be implemented as a general purpose processor, such as a processor made by Intel® Corporation, Santa Clara, California.
- Processor 110 may be implemented as a dedicated processor, such as a controller, microcontroller, embedded processor, a digital signal processor (DSP), a network processor, a media processor, an input/output (I/O) processor, and so forth. The embodiments are not limited in this context.
- Memory unit 120 may include any machine-readable or computer-readable media capable of storing data, including both volatile and non-volatile memory.
- memory 120 may include read-only memory (ROM), random-access memory (RAM), dynamic RAM (DRAM), Double-Data-Rate DRAM (DDRAM), synchronous DRAM (SDRAM), static RAM (SRAM), programmable ROM (PROM), erasable programmable ROM (EPROM), electrically erasable programmable ROM (EEPROM), flash memory, polymer memory such as ferroelectric polymer memory, ovonic memory, phase change or ferroelectric memory, silicon-oxide-nitride-oxide-silicon (SONOS) memory, magnetic or optical cards, or any other type of media suitable for storing information.
- ROM read-only memory
- RAM random-access memory
- DRAM dynamic RAM
- DDRAM Double-Data-Rate DRAM
- SDRAM synchronous DRAM
- SRAM static RAM
- PROM programmable ROM
- EPROM erasable programm
- memory 120 may be included on the same integrated circuit as the processor 110 , or alternatively some portion or all of the memory 120 may be disposed on an integrated circuit or other medium, for example a hard disk drive, that is external to the integrated circuit of the processor 110 .
- memory 120 may include data and instructions to operate the processor. The embodiments are not limited in this context.
- screen 130 may provide high brightness and/or contrast.
- the screen may have a 2000:1 contrast.
- screen 130 may have a wide aspect ratio, and may be located on the side of the mobile device.
- screen 130 may be located on a front side or the main side of mobile device.
- screen 130 may extend to the edge of the mobile device 100 .
- mobile device 100 may have no visible physical bezel connecting or joining the screen 130 to the edge of the mobile device 100 .
- screen 130 may include a user interface display and/or a touch screen.
- the user interface display and/or touch screen may include a graphical user interface.
- the entire screen 130 may include a user interface display and/or a touch screen.
- only a part of the screen 130 may include a user interface display and/or a touch screen.
- the screen 130 with a user interface display may include one or more interactive and/or non-interactive areas.
- screen 130 comprises an organic light emitting diode (OLED) display, such an AMOLED display.
- OLED organic light emitting diode
- FIG. 2 illustrates a schematic of a conventional AMOLED pixel circuit used in AMOLEDs.
- the switching TFT is turned on during operation, resulting in the data signal being propagated to a storage node. This action charges the storage capacitor and sets up the gate voltage of the driver TFT, which converts the data signal into the electrical current.
- the output current of the driver TFT determines the resulting brightness of the OLED.
- the charges stored in the capacitor constantly leak out, thus requiring refresh cycles to maintain a static image.
- screen 130 comprises an AMOLED display implementing display pixels that eliminate refresh cycles and provide high luminance uniformity.
- screen 130 may implement an inorganic LED.
- FIG. 3 illustrates one embodiment of a schematic of a AMOLED pixel 300 .
- pixel 300 includes a select TFT (M 1 ), a write/reset TFT (M 2 ), a non-volatile memory (NVM) cell 310 and an LED 320 .
- M 1 select TFT
- M 2 write/reset TFT
- NVM non-volatile memory
- FIGS. 4A & 4B illustrate a schematic of one embodiment of an energy band diagram of a NVM cell 310 .
- NVM cell 310 includes a double gate structure that produces efficient program/erase operations.
- FIG. 4A illustrates the layers of NVM cell 310 , which includes a top control gate 460 , a charge trapping layer 440 (e.g., Si 3 N 4 , metallic or semiconducting nanoparticles), and a blocking oxide layer 450 positioned between.
- charge trapping layer 440 may comprise other layers (e.g., Hafnium Oxide (HfO 2 )).
- NVM cell 310 includes a thin film Indium gallium zinc oxide (IGZO) (or Sn—Ga—Zn—O, Ga—Zn—O—N) channel layer 430 , a gate insulator (e.g. silicon dioxide (SiO 2 ) or silicon nitride (Si 3 N 4 )) 427 , and a bottom metal gate 425 positioned over a buffer oxide 420 and substrate 410 .
- IGZO Indium gallium zinc oxide
- SiO 2 silicon dioxide
- Si 3 N 4 silicon nitride
- source and drain contacts 480 are formed without forming junctions, such as in making IGZO thin film transistor (TFT) for display applications.
- FIG. 4B illustrates another view of NVM cell 310 .
- NVM cell 310 may perform WRITE, ERASE and READ operations.
- bottom gate 425 is biased so that accumulation electrons will form a channel between source and drain.
- charge trapping layer 440 electrons are trapped by charge trapping layer 440 .
- the negative charge due to trapped electrons shifts the threshold voltage of the bottom-gate controlled transistor by an amount that depends on the charge density, gate oxide thickness, and channel thickness.
- the bias on the top control gate 460 can be used to accelerate programming
- bottom gate 425 is biased so that the IGZO channel layer 430 is depleted, and electrons in the charge trapping layer is de-trapped.
- the bias on top control gate 460 accelerates the de-trapping of electrons from charge trapping layer 440 .
- a negative bias/pulse is applied to control gate 460 .
- the threshold voltage of NVM cell 310 determines the current that drives the LED 320 .
- the brightness of the pixel may be controlled with different programming signals.
- LED 320 current is adjusted by applying DATA voltages to program (e.g., change the threshold voltage of) NVM cell 310 .
- the threshold voltage of NVM cell 310 is therefore controlled by V DATA .
- the current and voltage of NVM cell 310 shifts positively proportional to an injected charge into the IGZO channel layer 430 .
- FIGS. 5A-5E illustrate performance simulations for NVM cell 310 .
- FIG. 5A illustrates a simulation of I-V curves for “fresh” and “after programming”
- FIG. 5B illustrates a dependence of a “program window” on the gate oxide thickness. Thicker gate oxide thickness results in larger threshold voltage shift for the same amount of trapped charges.
- FIG. 5C illustrates a dependence of a threshold voltage shift as a function of trap density in charge trapping layer 440 .
- FIG. 5D illustrates a dependence of the program window (threshold voltage shift) on the trapped charges for two different channel layer thicknesses: 10 nm and 100 nm. Thinner channels provide improved linear dependence, which is important for analog operation of the NVM cell 310 in a display pixel.
- FIG. 5E illustrates a dependence of the threshold voltage shift (or program window) on the gate oxide thickness and channel thickness.
- references to “one embodiment”, “an embodiment”, “example embodiment”, “various embodiments”, etc. indicate that the embodiment(s) so described may include particular features, structures, or characteristics, but not every embodiment necessarily includes the particular features, structures, or characteristics. Further, some embodiments may have some, all, or none of the features described for other embodiments.
- Coupled is used to indicate that two or more elements co-operate or interact with each other, but they may or may not have intervening physical or electrical components between them.
- Example 1 includes a Light Emitting Diode (LED) display comprising a plurality of pixel circuits, each including an LED and a non-volatile memory cell to adjust current to the LED.
- LED Light Emitting Diode
- Example 2 includes the subject matter of Example 1, wherein the current to the LED is adjusted by applying data voltages to change a threshold voltage of the non-volatile memory cell.
- Example 3 includes the subject matter of Examples 1 and 2, wherein the pixel circuits each further comprise a first thin film transistor (TFT) coupled to the gate of the non-volatile memory cell to apply the data voltages and a second TFT coupled to the LED and the non-volatile memory cell.
- TFT thin film transistor
- Example 4 includes the subject matter of Examples 1-3, wherein the first TFT is de-activated and the second TFT is activated during a Reset pulse performed at the non-volatile memory cell.
- Example 5 includes the subject matter of Examples 1-4, wherein the first TFT is activated and the second TFT is activated during a Write operation performed at the non-volatile memory cell.
- Example 6 includes the subject matter of Examples 1-5, wherein the first TFT is de-activated and the second TFT is de-activated during an Emission operation performed at the non-volatile memory cell.
- Example 7 includes the subject matter of Examples 1-6, wherein the non-volatile memory cell comprises a non-volatile memory cell transistor, wherein the non-volatile memory cell transistor is activated to permit current flow to the LED when activated during the Emission operation.
- Example 8 includes the subject matter of Examples 1-7, wherein the non-volatile memory cell comprises a top gate, a blocking oxide layer, a charge trapping layer, an Indium gallium zinc oxide (IGZO) layer, a gate oxide layer and a bottom gate.
- the non-volatile memory cell comprises a top gate, a blocking oxide layer, a charge trapping layer, an Indium gallium zinc oxide (IGZO) layer, a gate oxide layer and a bottom gate.
- IGZO Indium gallium zinc oxide
- Example 9 includes the subject matter of Examples 1-8, wherein the charge trapping layer comprises semiconducting nanoparticles.
- Example 10 includes the subject matter of Examples 1-9, further comprising source and drain contacts formed without forming junctions.
- Example 11 a non-volatile memory cell comprising a top gate, a blocking oxide layer, a charge trapping layer, an Indium gallium zinc oxide (IGZO) layer a gate oxide layer and a bottom gate.
- IGZO Indium gallium zinc oxide
- Example 12 includes the subject matter of Example 11, wherein the charge trapping layer comprises semiconducting nanoparticles.
- Example 13 includes the subject matter of Examples 11 and 12, further comprising source and drain contacts formed without forming junctions.
- Example 14 includes the subject matter of Examples 11-13, wherein during a WRITE operation the bottom gate is biased to enable an accumulation of electrons to form a channel in the IGZO layer between source and drain contacts, and wherein electrons are trapped by charge trapping layer.
- Example 15 includes the subject matter of Examples 11-14, wherein the electrons are trapped by the charge trapping layer, wherein the trapped electrons shifts a threshold voltage of the bottom-gate.
- Example 16 includes the subject matter of Examples 11-15, wherein a bias on the top gate accelerates programming of the non-volatile memory cell.
- Example 17 includes the subject matter of Examples 11-16, wherein during an ERASE operation the bottom gate is biased to enable a depletion of electrons in the IGZO layer.
- Example 18 includes the subject matter of Examples 11-17, wherein a bias on the top gate accelerates the depletion of the electrons.
- Example 19 includes the subject matter of Examples 11-18, wherein during a READ operation current from the drain contact is sensed.
- Example 20 a mobile computing device comprising a processor, a memory device and a Light Emitting Diode (LED) display having a plurality of pixel circuits, each including an LED and a non-volatile memory cell to adjust current to the LED.
- LED Light Emitting Diode
- Example 21 includes the subject matter of Example 20, wherein the current to the LED is adjusted by applying data voltages to change a threshold voltage of the non-volatile memory cell.
- Example 22 includes the subject matter of Examples 20 and 21, wherein the pixel circuits each further comprise a first thin film transistor (TFT) coupled to the gate of the non-volatile memory cell to apply the data voltages and a second TFT coupled to the LED and the non-volatile memory cell.
- TFT thin film transistor
- Example 23 includes the subject matter of Examples 20-22, wherein the first TFT is de-activated and the second TFT is activated during a Reset pulse performed at the non-volatile memory cell.
- Example 24 includes the subject matter of Examples 20-23, wherein the first TFT is activated and the second TFT is activated during a Write operation performed at the non-volatile memory cell.
- Example 25 includes the subject matter of Examples 20-24, wherein the first TFT is de-activated and the second TFT is de-activated during an Emission operation performed at the non-volatile memory cell.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Ceramic Engineering (AREA)
- Electroluminescent Light Sources (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Control Of El Displays (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
- Embodiments described herein generally relate to computer systems. More particularly, embodiments relate to computer system display devices.
- Active Matrix Organic Light Emitting Diode (AMOLED) displays have been developed for use in a variety of computing displays and devices, including notebook computers, desktop computers, tablet computing devices, mobile phones (e.g., smart phones) automobile in-cabin displays, on appliances, as televisions, etc. An AMOLED display generally includes an array of pixels, with each pixel defining an active pixel area and an associated pixel circuit for driving an active pixel area.
- A conventional display pixel used in AMOLEDs generally has two thin film transistors (“TFTs”), a storage capacitor, and an organic light emitting diode (“OLED”). The two TFTs include a switching TFT and a driver TFT. During operation, the switching TFT is turned on, resulting in the data signal being propagated to a storage node. This action charges the storage capacitor and sets up the gate voltage of the driver TFT. The driver TFT then converts the data signal into the electrical current. Thus, the output current of the driver TFT determines the resulting brightness of the OLED. The conventional pixel uses a storage capacitor to hold the electrical charges in the pixel. However, the charges stored in the capacitor constantly leak out, and therefore, refresh cycles are required to maintain a static image. Such refresh cycles increase the power consumption of the display system.
- Further, since an OLED is a current-driven device whose luminance is determined by the passing current, uniformity between current provided to different pixels of an OLED panel is crucial for providing quality images to a panel implementing current-mode AMOLEDs.
- Embodiments are illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings in which like reference numerals refer to similar elements.
-
FIG. 1 illustrates one embodiment of a computing system. -
FIG. 2 illustrates a conventional AMOLED pixel circuit schematic. -
FIG. 3 illustrates a schematic of one embodiment of a AMOLED pixel circuit. -
FIGS. 4A & 4B illustrate a schematic of one embodiment of an energy band diagram of a memory cell. -
FIGS. 5A 5E illustrate performance simulations for a memory cell. - A pixel architecture for a micro LED display is described below. In the description, numerous specific details, such as component and system configurations, may be set forth in order to provide a more thorough understanding of the present invention. In other instances, well-known structures, circuits, and the like have not been shown in detail, to avoid unnecessarily obscuring the present invention.
-
FIG. 1 illustrates a block diagram of one embodiment of amobile device 100.Mobile device 100 may include, but is not limited to, a laptop, a notebook, a handheld computer, a handheld enclosure, a portable electronic device, a mobile internet device (MID), a table, a slate and/or a personal digital assistant. The embodiments, however, are not limited to this example. As shown in the illustrated embodiment ofFIG. 1 ,mobile device 100 may include aprocessor 110, amemory unit 120 and ascreen 130. -
Processor 110 may be implemented as any processor, such as a complex instruction set computer (CISC) microprocessor, a reduced instruction set computing (RISC) microprocessor, a very long instruction word (VLIW) microprocessor, a processor implementing a combination of instruction sets, or other processor device. In one embodiment,processor 110 may be implemented as a general purpose processor, such as a processor made by Intel® Corporation, Santa Clara, California.Processor 110 may be implemented as a dedicated processor, such as a controller, microcontroller, embedded processor, a digital signal processor (DSP), a network processor, a media processor, an input/output (I/O) processor, and so forth. The embodiments are not limited in this context. -
Memory unit 120 may include any machine-readable or computer-readable media capable of storing data, including both volatile and non-volatile memory. For example,memory 120 may include read-only memory (ROM), random-access memory (RAM), dynamic RAM (DRAM), Double-Data-Rate DRAM (DDRAM), synchronous DRAM (SDRAM), static RAM (SRAM), programmable ROM (PROM), erasable programmable ROM (EPROM), electrically erasable programmable ROM (EEPROM), flash memory, polymer memory such as ferroelectric polymer memory, ovonic memory, phase change or ferroelectric memory, silicon-oxide-nitride-oxide-silicon (SONOS) memory, magnetic or optical cards, or any other type of media suitable for storing information. It is worthy to note that some portion or all of thememory 120 may be included on the same integrated circuit as theprocessor 110, or alternatively some portion or all of thememory 120 may be disposed on an integrated circuit or other medium, for example a hard disk drive, that is external to the integrated circuit of theprocessor 110. In an embodiment,memory 120 may include data and instructions to operate the processor. The embodiments are not limited in this context. - In one embodiment,
screen 130 may provide high brightness and/or contrast. For example, the screen may have a 2000:1 contrast. In an embodiment,screen 130 may have a wide aspect ratio, and may be located on the side of the mobile device. In a further embodiment,screen 130 may be located on a front side or the main side of mobile device. In yet another embodiment,screen 130 may extend to the edge of themobile device 100. For example,mobile device 100 may have no visible physical bezel connecting or joining thescreen 130 to the edge of themobile device 100. - According to embodiment,
screen 130 may include a user interface display and/or a touch screen. The user interface display and/or touch screen may include a graphical user interface. In an embodiment, theentire screen 130 may include a user interface display and/or a touch screen. In an embodiment, only a part of thescreen 130 may include a user interface display and/or a touch screen. In a further embodiment, thescreen 130 with a user interface display may include one or more interactive and/or non-interactive areas. - In one embodiment,
screen 130 comprises an organic light emitting diode (OLED) display, such an AMOLED display. However in other embodiments an inorganic LED may be implemented.FIG. 2 illustrates a schematic of a conventional AMOLED pixel circuit used in AMOLEDs. As discussed above, the switching TFT is turned on during operation, resulting in the data signal being propagated to a storage node. This action charges the storage capacitor and sets up the gate voltage of the driver TFT, which converts the data signal into the electrical current. Thus, the output current of the driver TFT determines the resulting brightness of the OLED. However, the charges stored in the capacitor constantly leak out, thus requiring refresh cycles to maintain a static image. - According to one embodiment,
screen 130 comprises an AMOLED display implementing display pixels that eliminate refresh cycles and provide high luminance uniformity. However inother embodiments screen 130 may implement an inorganic LED.FIG. 3 illustrates one embodiment of a schematic of aAMOLED pixel 300. As shown inFIG. 3 ,pixel 300 includes a select TFT (M1), a write/reset TFT (M2), a non-volatile memory (NVM)cell 310 and anLED 320. - In one embodiment,
LED 320 current is adjusted by applying data voltages (VDATA) to program (e.g., change the threshold voltage of)NVM cell 310. Thus, the threshold voltage ofNVM cell 310 is controlled by VDATA.FIGS. 4A & 4B illustrate a schematic of one embodiment of an energy band diagram of aNVM cell 310. In one embodiment,NVM cell 310 includes a double gate structure that produces efficient program/erase operations.FIG. 4A illustrates the layers ofNVM cell 310, which includes atop control gate 460, a charge trapping layer 440 (e.g., Si3N4, metallic or semiconducting nanoparticles), and a blockingoxide layer 450 positioned between. In alternative embodiments,charge trapping layer 440 may comprise other layers (e.g., Hafnium Oxide (HfO2)). - Additionally,
NVM cell 310 includes a thin film Indium gallium zinc oxide (IGZO) (or Sn—Ga—Zn—O, Ga—Zn—O—N)channel layer 430, a gate insulator (e.g. silicon dioxide (SiO2) or silicon nitride (Si3N4)) 427, and abottom metal gate 425 positioned over abuffer oxide 420 andsubstrate 410. In one embodiment, source anddrain contacts 480 are formed without forming junctions, such as in making IGZO thin film transistor (TFT) for display applications. The use of metallic or semiconducting nanoparticles (NPs) as the charge-trapping layer inNVM cell 310 is advantageous since they make the charge-trapping layer discontinuous and isolated. Accordingly, problems arising from the use of continuous floating gates in conventional non-volatile memory devices are effectively prevented or reduced.FIG. 4B illustrates another view ofNVM cell 310. - In one embodiment,
NVM cell 310 may perform WRITE, ERASE and READ operations. During a WRITE operation,bottom gate 425 is biased so that accumulation electrons will form a channel between source and drain. As a result, electrons are trapped bycharge trapping layer 440. The negative charge due to trapped electrons shifts the threshold voltage of the bottom-gate controlled transistor by an amount that depends on the charge density, gate oxide thickness, and channel thickness. The bias on thetop control gate 460 can be used to accelerate programming - During an ERASE operation,
bottom gate 425 is biased so that theIGZO channel layer 430 is depleted, and electrons in the charge trapping layer is de-trapped. The bias ontop control gate 460 accelerates the de-trapping of electrons fromcharge trapping layer 440. A negative bias/pulse is applied to controlgate 460. During a READ operation, the drain current is sensed at low voltage (e.g., Vg=1) whentop control gate 460 is floating. - Referring back to
FIG. 3 , the threshold voltage ofNVM cell 310 determines the current that drives theLED 320. In one embodiment, the brightness of the pixel may be controlled with different programming signals. In such an embodiment,LED 320 current is adjusted by applying DATA voltages to program (e.g., change the threshold voltage of)NVM cell 310. The threshold voltage ofNVM cell 310 is therefore controlled by VDATA. - To provide a Reset pulse, the current and voltage of
NVM cell 310 shifts positively proportional to an injected charge into theIGZO channel layer 430. In one embodiment, transistor M2 is activated (e.g., ON) and V WRITE/RESET =VDD. As a result, current throughLED 320=zero; SELECT=0; M1 is de-activated (e.g., OFF); and RESET=VDD. - During a Write operation to
NVM cell 310 transistor M2 is again ON, with VWRITE/RESET=VDD. Thus, current throughLED 320=zero and SELECT=VDD. Further,control gate 460 ofNVM cell 310=−VDATA, which results in electrons entering the channel of NVM and being de-trapped fromcharge trapping layer 440. A current-voltage (I-V) curve ofNVM cell 310 shifts negatively proportional to the value −VDATA. During an Emission operation, VWRITE/RESET=0; M2 is OFF; SELECT=0; and RESET=1 (or any appropriate low voltage). This results in theNVM cell 310 transistor being turned on and current flowing throughLED 320.□ -
FIGS. 5A-5E illustrate performance simulations forNVM cell 310.FIG. 5A illustrates a simulation of I-V curves for “fresh” and “after programming”FIG. 5B illustrates a dependence of a “program window” on the gate oxide thickness. Thicker gate oxide thickness results in larger threshold voltage shift for the same amount of trapped charges.FIG. 5C illustrates a dependence of a threshold voltage shift as a function of trap density incharge trapping layer 440. -
FIG. 5D illustrates a dependence of the program window (threshold voltage shift) on the trapped charges for two different channel layer thicknesses: 10 nm and 100 nm. Thinner channels provide improved linear dependence, which is important for analog operation of theNVM cell 310 in a display pixel.FIG. 5E illustrates a dependence of the threshold voltage shift (or program window) on the gate oxide thickness and channel thickness. - References to “one embodiment”, “an embodiment”, “example embodiment”, “various embodiments”, etc., indicate that the embodiment(s) so described may include particular features, structures, or characteristics, but not every embodiment necessarily includes the particular features, structures, or characteristics. Further, some embodiments may have some, all, or none of the features described for other embodiments.
- In the following description and claims, the term “coupled” along with its derivatives, may be used. “Coupled” is used to indicate that two or more elements co-operate or interact with each other, but they may or may not have intervening physical or electrical components between them.
- As used in the claims, unless otherwise specified the use of the ordinal adjectives “first”, “second”, “third”, etc., to describe a common element, merely indicate that different instances of like elements are being referred to, and are not intended to imply that the elements so described must be in a given sequence, either temporally, spatially, in ranking, or in any other manner
- The following clauses and/or examples pertain to further embodiments or examples. Specifics in the examples may be used anywhere in one or more embodiments. The various features of the different embodiments or examples may be variously combined with some features included and others excluded to suit a variety of different applications. Examples may include subject matter such as a method, means for performing acts of the method, at least one machine-readable medium including instructions that, when performed by a machine cause the machine to performs acts of the method, or of an apparatus or system for facilitating hybrid communication according to embodiments and examples described herein.
- Some embodiments pertain to Example 1 that includes a Light Emitting Diode (LED) display comprising a plurality of pixel circuits, each including an LED and a non-volatile memory cell to adjust current to the LED.
- Example 2 includes the subject matter of Example 1, wherein the current to the LED is adjusted by applying data voltages to change a threshold voltage of the non-volatile memory cell.
- Example 3 includes the subject matter of Examples 1 and 2, wherein the pixel circuits each further comprise a first thin film transistor (TFT) coupled to the gate of the non-volatile memory cell to apply the data voltages and a second TFT coupled to the LED and the non-volatile memory cell.
- Example 4 includes the subject matter of Examples 1-3, wherein the first TFT is de-activated and the second TFT is activated during a Reset pulse performed at the non-volatile memory cell.
- Example 5 includes the subject matter of Examples 1-4, wherein the first TFT is activated and the second TFT is activated during a Write operation performed at the non-volatile memory cell.
- Example 6 includes the subject matter of Examples 1-5, wherein the first TFT is de-activated and the second TFT is de-activated during an Emission operation performed at the non-volatile memory cell.
- Example 7 includes the subject matter of Examples 1-6, wherein the non-volatile memory cell comprises a non-volatile memory cell transistor, wherein the non-volatile memory cell transistor is activated to permit current flow to the LED when activated during the Emission operation.
- Example 8 includes the subject matter of Examples 1-7, wherein the non-volatile memory cell comprises a top gate, a blocking oxide layer, a charge trapping layer, an Indium gallium zinc oxide (IGZO) layer, a gate oxide layer and a bottom gate.
- Example 9 includes the subject matter of Examples 1-8, wherein the charge trapping layer comprises semiconducting nanoparticles.
- Example 10 includes the subject matter of Examples 1-9, further comprising source and drain contacts formed without forming junctions.
- Some embodiments pertain to Example 11 a non-volatile memory cell comprising a top gate, a blocking oxide layer, a charge trapping layer, an Indium gallium zinc oxide (IGZO) layer a gate oxide layer and a bottom gate.
- Example 12 includes the subject matter of Example 11, wherein the charge trapping layer comprises semiconducting nanoparticles.
- Example 13 includes the subject matter of Examples 11 and 12, further comprising source and drain contacts formed without forming junctions.
- Example 14 includes the subject matter of Examples 11-13, wherein during a WRITE operation the bottom gate is biased to enable an accumulation of electrons to form a channel in the IGZO layer between source and drain contacts, and wherein electrons are trapped by charge trapping layer.
- Example 15 includes the subject matter of Examples 11-14, wherein the electrons are trapped by the charge trapping layer, wherein the trapped electrons shifts a threshold voltage of the bottom-gate.
- Example 16 includes the subject matter of Examples 11-15, wherein a bias on the top gate accelerates programming of the non-volatile memory cell.
- Example 17 includes the subject matter of Examples 11-16, wherein during an ERASE operation the bottom gate is biased to enable a depletion of electrons in the IGZO layer.
- Example 18 includes the subject matter of Examples 11-17, wherein a bias on the top gate accelerates the depletion of the electrons.
- Example 19 includes the subject matter of Examples 11-18, wherein during a READ operation current from the drain contact is sensed.
- Some embodiments pertain to Example 20 a mobile computing device comprising a processor, a memory device and a Light Emitting Diode (LED) display having a plurality of pixel circuits, each including an LED and a non-volatile memory cell to adjust current to the LED.
- Example 21 includes the subject matter of Example 20, wherein the current to the LED is adjusted by applying data voltages to change a threshold voltage of the non-volatile memory cell.
- Example 22 includes the subject matter of Examples 20 and 21, wherein the pixel circuits each further comprise a first thin film transistor (TFT) coupled to the gate of the non-volatile memory cell to apply the data voltages and a second TFT coupled to the LED and the non-volatile memory cell.
- Example 23 includes the subject matter of Examples 20-22, wherein the first TFT is de-activated and the second TFT is activated during a Reset pulse performed at the non-volatile memory cell.
- Example 24 includes the subject matter of Examples 20-23, wherein the first TFT is activated and the second TFT is activated during a Write operation performed at the non-volatile memory cell.
- Example 25 includes the subject matter of Examples 20-24, wherein the first TFT is de-activated and the second TFT is de-activated during an Emission operation performed at the non-volatile memory cell.
- The drawings and the forgoing description give examples of embodiments. Those skilled in the art will appreciate that one or more of the described elements may well be combined into a single functional element. Alternatively, certain elements may be split into multiple functional elements. Elements from one embodiment may be added to another embodiment. For example, orders of processes described herein may be changed and are not limited to the manner described herein. Moreover, the actions in any flow diagram need not be implemented in the order shown; nor do all of the acts necessarily need to be performed. Also, those acts that are not dependent on other acts may be performed in parallel with the other acts. The scope of embodiments is by no means limited by these specific examples. Numerous variations, whether explicitly given in the specification or not, such as differences in structure, dimension, and use of material, are possible. The scope of embodiments is at least as broad as given by the following claims.
Claims (25)
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/086,611 US10395588B2 (en) | 2016-03-31 | 2016-03-31 | Micro LED display pixel architecture |
KR1020187027985A KR102583108B1 (en) | 2016-03-31 | 2017-01-11 | Micro LED display pixel architecture |
DE112017001612.6T DE112017001612T5 (en) | 2016-03-31 | 2017-01-11 | Micro LED display pixel architecture |
CN201780021908.2A CN109074779B (en) | 2016-03-31 | 2017-01-11 | Micro LED display pixel architecture |
PCT/US2017/013056 WO2017171970A1 (en) | 2016-03-31 | 2017-01-11 | Micro led display pixel architecture |
TW106105979A TWI722117B (en) | 2016-03-31 | 2017-02-22 | Micro led display pixel architecture |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/086,611 US10395588B2 (en) | 2016-03-31 | 2016-03-31 | Micro LED display pixel architecture |
Publications (2)
Publication Number | Publication Date |
---|---|
US20170287399A1 true US20170287399A1 (en) | 2017-10-05 |
US10395588B2 US10395588B2 (en) | 2019-08-27 |
Family
ID=59958937
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/086,611 Active US10395588B2 (en) | 2016-03-31 | 2016-03-31 | Micro LED display pixel architecture |
Country Status (6)
Country | Link |
---|---|
US (1) | US10395588B2 (en) |
KR (1) | KR102583108B1 (en) |
CN (1) | CN109074779B (en) |
DE (1) | DE112017001612T5 (en) |
TW (1) | TWI722117B (en) |
WO (1) | WO2017171970A1 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20180076238A1 (en) * | 2016-09-12 | 2018-03-15 | Samsung Display Co., Ltd. | Transistor and display device having the same |
WO2019190042A1 (en) * | 2018-03-27 | 2019-10-03 | Samsung Electronics Co., Ltd. | Display module |
WO2019209411A1 (en) * | 2018-04-25 | 2019-10-31 | Intel Corporation | Micro light-emitting diode display driver architecture and pixel structure |
US10652963B2 (en) | 2018-05-24 | 2020-05-12 | Lumiode, Inc. | LED display structures and fabrication of same |
US11114022B2 (en) | 2019-12-27 | 2021-09-07 | Intel Corporation | Micro display ambient computing |
US11380252B2 (en) | 2018-12-21 | 2022-07-05 | Lumiode, Inc. | Addressing for emissive displays |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102180807B1 (en) * | 2018-03-27 | 2020-11-19 | 삼성전자주식회사 | Display module |
TWI690060B (en) | 2019-04-25 | 2020-04-01 | 元太科技工業股份有限公司 | Memory structure and manufacturing method thereof |
CN110136642B (en) * | 2019-05-30 | 2021-02-02 | 上海天马微电子有限公司 | Pixel circuit, driving method thereof and display panel |
KR102548343B1 (en) | 2020-11-25 | 2023-06-26 | 박경국 | Apparatus for mediating of sponsorship |
KR20230155700A (en) | 2022-05-04 | 2023-11-13 | 경희대학교 산학협력단 | Display pixel circuit using ferroelectric thin film transistor and driving method thereof |
WO2024076166A1 (en) * | 2022-10-05 | 2024-04-11 | 삼성전자 주식회사 | Electronic device including display and method for operating same |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4996523A (en) * | 1988-10-20 | 1991-02-26 | Eastman Kodak Company | Electroluminescent storage display with improved intensity driver circuits |
JP4212079B2 (en) | 2000-01-11 | 2009-01-21 | ローム株式会社 | Display device and driving method thereof |
DE10200475A1 (en) * | 2002-01-09 | 2003-07-24 | Samsung Sdi Co | Non-volatile memory element and display matrices made from it |
JP4119198B2 (en) * | 2002-08-09 | 2008-07-16 | 株式会社日立製作所 | Image display device and image display module |
TW200630937A (en) * | 2005-02-16 | 2006-09-01 | Ind Tech Res Inst | Driving circuit of light emitting element |
JP4857682B2 (en) * | 2005-09-16 | 2012-01-18 | セイコーエプソン株式会社 | Semiconductor integrated circuit device and electronic apparatus |
KR100850905B1 (en) * | 2007-02-23 | 2008-08-07 | 고려대학교 산학협력단 | Flash memory of hybrid combination and method for manufacturing thereof |
JP5125378B2 (en) * | 2007-10-03 | 2013-01-23 | セイコーエプソン株式会社 | Control method, control device, display body, and information display device |
KR101738996B1 (en) | 2009-11-13 | 2017-05-23 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Device including nonvolatile memory element |
JP2011112724A (en) * | 2009-11-24 | 2011-06-09 | Sony Corp | Display device, method of driving the same and electronic equipment |
KR101105645B1 (en) * | 2010-02-05 | 2012-01-18 | 국민대학교산학협력단 | Methods of operating and fabricating nanoparticle-based nonvolatile memory devices |
KR101884798B1 (en) | 2010-04-09 | 2018-08-02 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor device |
WO2014021972A2 (en) | 2012-05-08 | 2014-02-06 | Rutgers, The State University Of New Jersey | Zno-based system on glass (sog) for advanced displays |
KR101838297B1 (en) * | 2011-09-05 | 2018-04-27 | 엘지디스플레이 주식회사 | 3d display panel including dual gate tft |
KR102122517B1 (en) * | 2012-12-17 | 2020-06-12 | 엘지디스플레이 주식회사 | Organic Light Emitting Display |
TWI555217B (en) * | 2014-05-29 | 2016-10-21 | 友達光電股份有限公司 | Optic detector |
-
2016
- 2016-03-31 US US15/086,611 patent/US10395588B2/en active Active
-
2017
- 2017-01-11 KR KR1020187027985A patent/KR102583108B1/en active IP Right Grant
- 2017-01-11 DE DE112017001612.6T patent/DE112017001612T5/en active Pending
- 2017-01-11 CN CN201780021908.2A patent/CN109074779B/en active Active
- 2017-01-11 WO PCT/US2017/013056 patent/WO2017171970A1/en active Application Filing
- 2017-02-22 TW TW106105979A patent/TWI722117B/en active
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20180076238A1 (en) * | 2016-09-12 | 2018-03-15 | Samsung Display Co., Ltd. | Transistor and display device having the same |
US10367012B2 (en) * | 2016-09-12 | 2019-07-30 | Samsung Display Co., Ltd. | Transistor and display device having the same |
US10658399B2 (en) | 2016-09-12 | 2020-05-19 | Samsung Display Co., Ltd. | Transistor and display device having the same |
CN110310950A (en) * | 2018-03-27 | 2019-10-08 | 三星电子株式会社 | Display module and display panel |
WO2019190042A1 (en) * | 2018-03-27 | 2019-10-03 | Samsung Electronics Co., Ltd. | Display module |
US10930231B2 (en) * | 2018-03-27 | 2021-02-23 | Samsung Electronics Co., Ltd. | Display module including electro-static discharge protection circuit |
US11238818B2 (en) | 2018-03-27 | 2022-02-01 | Samsung Electronics Co., Ltd. | Display module including electro-static discharge protection circuit |
WO2019209411A1 (en) * | 2018-04-25 | 2019-10-31 | Intel Corporation | Micro light-emitting diode display driver architecture and pixel structure |
US11699687B2 (en) | 2018-04-25 | 2023-07-11 | Intel Corporation | Micro light-emitting diode display driver architecture and pixel structure |
US10652963B2 (en) | 2018-05-24 | 2020-05-12 | Lumiode, Inc. | LED display structures and fabrication of same |
US11019701B2 (en) | 2018-05-24 | 2021-05-25 | Lumiode, Inc. | LED display structures and fabrication of same |
US11380252B2 (en) | 2018-12-21 | 2022-07-05 | Lumiode, Inc. | Addressing for emissive displays |
US11114022B2 (en) | 2019-12-27 | 2021-09-07 | Intel Corporation | Micro display ambient computing |
Also Published As
Publication number | Publication date |
---|---|
KR20180122371A (en) | 2018-11-12 |
KR102583108B1 (en) | 2023-09-27 |
DE112017001612T5 (en) | 2019-01-03 |
CN109074779A (en) | 2018-12-21 |
WO2017171970A1 (en) | 2017-10-05 |
US10395588B2 (en) | 2019-08-27 |
TWI722117B (en) | 2021-03-21 |
TW201742232A (en) | 2017-12-01 |
CN109074779B (en) | 2022-04-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10395588B2 (en) | Micro LED display pixel architecture | |
US11640996B2 (en) | Semiconductor device and manufacturing method thereof | |
JP7360516B2 (en) | liquid crystal display device | |
US10453392B2 (en) | Pixel circuit and display device having the same | |
WO2019223410A1 (en) | Pixel circuit, driving method therefor, display panel, fabrication method and display device | |
WO2016055894A1 (en) | Semiconductor device and electronic device | |
US20180018565A1 (en) | Semiconductor device, display system, and electronic device | |
US8295094B2 (en) | Method of operating non-volatile memory cell | |
CN110047440B (en) | Pixel circuit, driving method, display panel and display device | |
Wu et al. | Flexible three-bit-per-cell resistive switching memory using a-IGZO TFTs | |
CN107301879B (en) | Application of thin film transistor with adjustable threshold voltage as nonvolatile memory | |
JP2016058708A (en) | Semiconductor device, and evaluation method of semiconductor device | |
US11257888B2 (en) | Display panel and method of fabricating thin film transistor | |
CN113571013B (en) | Pixel driving circuit, array substrate, preparation method of array substrate and display device | |
US7983092B2 (en) | Nonvolatile memory apparatus and method of using thin film transistor as nonvolatile memory | |
US20160005871A1 (en) | Semiconductor device | |
Bohara et al. | Self-amplified tunneling-based SONOS flash memory device with improved performance | |
CN217544126U (en) | Pixel driving circuit and display device | |
US8339863B2 (en) | Operation method of memory device | |
山内 et al. | Study on Semiconductor Memory Devices for Low | |
Yang et al. | A Study of P/E Cycling Impaction on Drain Disturb for 65nm NOR Flash Memories by Low Frequency Noise Analyze |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTEL CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:AHMED, KHALED;RADHAKRISHNAN, PRAKASH K.;PARIKH, KUNJAL;SIGNING DATES FROM 20150331 TO 20160330;REEL/FRAME:040257/0439 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO. LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTEL CORPORATION;REEL/FRAME:058910/0602 Effective date: 20211109 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |