US20170250272A1 - Isolated iii-n semiconductor devices - Google Patents
Isolated iii-n semiconductor devices Download PDFInfo
- Publication number
- US20170250272A1 US20170250272A1 US15/597,769 US201715597769A US2017250272A1 US 20170250272 A1 US20170250272 A1 US 20170250272A1 US 201715597769 A US201715597769 A US 201715597769A US 2017250272 A1 US2017250272 A1 US 2017250272A1
- Authority
- US
- United States
- Prior art keywords
- layer
- transistor
- forming
- substrate
- gallium
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 44
- 239000000758 substrate Substances 0.000 claims abstract description 61
- 230000004888 barrier function Effects 0.000 claims abstract description 52
- 239000000463 material Substances 0.000 claims abstract description 23
- 229910002601 GaN Inorganic materials 0.000 claims description 40
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 claims description 38
- 238000000034 method Methods 0.000 claims description 13
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 claims description 10
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 claims description 7
- 229910052782 aluminium Inorganic materials 0.000 claims description 7
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 7
- 229910052733 gallium Inorganic materials 0.000 claims description 7
- 230000007547 defect Effects 0.000 abstract description 6
- 238000002955 isolation Methods 0.000 description 32
- 230000015572 biosynthetic process Effects 0.000 description 16
- 239000004020 conductor Substances 0.000 description 16
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 13
- 229910052710 silicon Inorganic materials 0.000 description 13
- 239000010703 silicon Substances 0.000 description 13
- 238000004519 manufacturing process Methods 0.000 description 11
- 239000002019 doping agent Substances 0.000 description 9
- 230000005533 two-dimensional electron gas Effects 0.000 description 6
- 229910052751 metal Inorganic materials 0.000 description 5
- 239000002184 metal Substances 0.000 description 5
- 235000012431 wafers Nutrition 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 238000005530 etching Methods 0.000 description 4
- 230000005641 tunneling Effects 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- 238000013459 approach Methods 0.000 description 3
- 230000000295 complement effect Effects 0.000 description 3
- 150000001875 compounds Chemical class 0.000 description 3
- 239000003989 dielectric material Substances 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 239000007789 gas Substances 0.000 description 3
- 239000007943 implant Substances 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical compound [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 description 2
- 239000004952 Polyamide Substances 0.000 description 2
- 239000002800 charge carrier Substances 0.000 description 2
- 230000005684 electric field Effects 0.000 description 2
- 229910052738 indium Inorganic materials 0.000 description 2
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 2
- 230000000873 masking effect Effects 0.000 description 2
- 229920002647 polyamide Polymers 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 229910002704 AlGaN Inorganic materials 0.000 description 1
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- 230000004308 accommodation Effects 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- AUCDRFABNLOFRE-UHFFFAOYSA-N alumane;indium Chemical compound [AlH3].[In] AUCDRFABNLOFRE-UHFFFAOYSA-N 0.000 description 1
- RNQKDQAVIXDKAG-UHFFFAOYSA-N aluminum gallium Chemical compound [Al].[Ga] RNQKDQAVIXDKAG-UHFFFAOYSA-N 0.000 description 1
- 230000003466 anti-cipated effect Effects 0.000 description 1
- NWAIGJYBQQYSPW-UHFFFAOYSA-N azanylidyneindigane Chemical compound [In]#N NWAIGJYBQQYSPW-UHFFFAOYSA-N 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000000407 epitaxy Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 229910052742 iron Inorganic materials 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 238000012536 packaging technology Methods 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 230000007480 spreading Effects 0.000 description 1
- 238000003892 spreading Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66446—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/7605—Making of isolation regions between components between components manufactured in an active substrate comprising AIII BV compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/8252—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using III-V technology
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0605—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits made of compound material, e.g. AIIIBV
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0646—PN junctions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
- H01L29/0653—Dielectric regions, e.g. SiO2 regions, air gaps adjoining the input or output region of a field-effect device, e.g. the source or drain region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/107—Substrate region of field-effect devices
- H01L29/1075—Substrate region of field-effect devices of field-effect transistors
- H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
- H01L29/1087—Substrate region of field-effect devices of field-effect transistors with insulated gate characterised by the contact structure of the substrate region, e.g. for controlling or preventing bipolar effect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/2003—Nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66446—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
- H01L29/66462—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET] with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
- H01L29/7782—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with confinement of carriers by at least two heterojunctions, e.g. DHHEMT, quantum well HEMT, DHMODFET
- H01L29/7783—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with confinement of carriers by at least two heterojunctions, e.g. DHHEMT, quantum well HEMT, DHMODFET using III-V semiconductor material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
- H01L29/7786—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/4175—Source or drain electrodes for field effect devices for lateral devices where the connection to the source or drain region is done through at least one part of the semiconductor substrate thickness, e.g. with connecting sink or with via-hole
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41766—Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
Definitions
- the preferred embodiments relate to semiconductor devices and, more particularly, to isolated III-N semiconductor devices.
- III-N semiconductors are typically formed in connection with various semiconductor materials.
- these materials include compound materials such as the known III-N semiconductors, which are known to include combinations of elements from group III of the periodic table.
- Such elements include aluminum, gallium, indium, and possibly boron, and as group III-N semiconductors they are combined with nitrogen, such that each element contributes to the overall semiconductor material.
- III-N semiconductor materials are gallium nitride, aluminum gallium nitride, indium nitride, and indium aluminum gallium nitride.
- III-N semiconductor devices may be included with other silicon based devices by sharing a common silicon substrate or wafer, where accommodations are made for the III-N semiconductor devices due to the differences between the compound semiconductors and the underlying silicon substrate.
- GaN gallium nitride
- Such devices may include, for example, light emitting diodes (LEDs), solar cells, radiation-resistant devices, and high temperature or high voltage devices, commonly including transistors. These devices, however, may suffer from certain drawbacks, including possible instabilities when mixed with different devices based on either structure or functionality.
- FIG. 1 illustrates a schematic of a prior art half bridge 10 that may be implemented using GaN transistors, and that as implemented may suffer drawbacks as observed by the present inventors.
- half bridge 10 includes two GaN transistors T 1 and T 2 .
- the drain D(T 1 ) of transistor T 1 is connected to a first rail voltage (shown as V line ), and the source S(T 2 ) of transistor T 2 is connected to a second rail voltage (shown as ground).
- transistor T 1 is referred to as the high side
- transistor T 2 is referred to as the low side.
- the source S(T 1 ) of transistor T 1 and the drain D(T 2 ) of transistor T 2 are connected and provide the output, V out , for half bridge 10 .
- the transistor gates may be connected to various signals as shown by way of illustration with a generic input block 12 ; the particular signals are not of particular significance for the present discussion, other than to note that they are such that the transistors T 1 and T 2 operate in complementary fashion, that is, one is on while the other is off, and vice versa.
- each of transistors T 1 and T 2 has its source connected to the substrate of the respective transistor, where such a connection is sometimes also referred to as a backgate.
- transistors T 1 and T 2 are on one at a time and typically at a 50 percent duty cycle, so V out tends toward V line when the high side transistor T 1 is on and toward ground when the low side transistor T 2 is on.
- such circuit may have various uses, including power electronics such as in a converter, switching, and the like.
- half bridge 10 has various uses and is well-known, it is recognized in connection with the preferred embodiments that issues may arise in ideally implementing the bridge using GaN technology.
- the source-to-backgate connections can cause leakage, instability, or other performance-diminishing issues due to differing voltages being connected to a same substrate. For example, consider a high-voltage application, where V line is 400 volts.
- a semiconductor device comprising a substrate, a low defect layer formed in a fixed position relative to the substrate, and a barrier layer comprising III-N semiconductor material formed on the low-defect layer and forming an electron gas in the low-defect layer.
- the device also comprises a source contact, a drain contact, and a gate contact for receiving a potential, the potential for adjusting the electron gas and a conductive path, responsive to and formed by the electron gas between the source contact and the drain contact.
- the device comprises a one-sided PN junction between the barrier layer and the substrate.
- the preferred embodiment may include a first dielectric barrier and a second dielectric barrier.
- Each dielectric barrier is aligned along a respective edge of the low defect layer and the barrier layer and further extends in a direction from the low defect layer toward the substrate and to an extent below the one-sided PN junction.
- FIG. 1 illustrates a schematic of a prior art half bridge.
- FIG. 2 illustrates a cross-sectional view of the formation of a transistor pair according to preferred embodiments, including a substrate and n+ doped layer.
- FIG. 3 illustrates a cross-sectional view of the formation of a transistor pair of FIG. 2 , with the addition of a mismatch isolation layer and a buffer layer.
- FIG. 4 illustrates a cross-sectional view of the formation of a transistor pair of FIG. 3 , with the addition of an electrical isolation layer.
- FIG. 5 illustrates a cross-sectional view of the formation of a transistor pair of FIG. 4 , with the addition of a low-defect layer, a barrier layer, a cap layer, and a gate dielectric layer.
- FIG. 6 illustrates a cross-sectional view of the formation of a transistor pair of FIG. 5 , with the addition of trenches and vias.
- FIG. 7 illustrates a cross-sectional view of the formation of a transistor pair of FIG. 6 , after the formation of dielectric barriers, source contacts, drain contacts, gate contacts, and electrical connections from source to the n+ layer of the one-sided PN junction.
- FIG. 8 illustrates a cross-sectional view of the transistor pair of FIG. 7 when electrically connected as a half bridge.
- FIG. 9 illustrates a cross-sectional view of an alternative preferred embodiment for the transistor pair wherein dielectric barriers are formed using plural dielectric members.
- FIG. 10 illustrates a cross-sectional view of the formation of a transistor pair according to alternative preferred embodiments, including a substrate with etched regions.
- FIG. 11 illustrates a cross-sectional view of the formation of a transistor pair of FIG. 10 , with the addition of n+ regions formed along the etched region surfaces.
- FIG. 12 illustrates a cross-sectional view of the formation of a transistor pair of FIG. 11 , with the addition of various GaN transistor layers formed within the area inside the n+ regions.
- FIG. 13 illustrates a cross-sectional view of the formation of a transistor pair of FIG. 12 , with the addition of source, drain, and gate contacts.
- FIG. 14 illustrates a cross-sectional view of the formation of a transistor pair of FIG. 13 , with the addition of electrically floating regions for spreading the surface electric field.
- FIG. 1 was described earlier in the Background Of the Invention section of this document and the reader is assumed familiar with the principles of that discussion.
- FIGS. 2 through 9 illustrate cross-sectional views of the formation of a transistor pair 20 according to preferred embodiments, which as understood later will include two GaN field-effect transistors (FETs).
- FETs GaN field-effect transistors
- transistor pair 20 is formed in connection with a semiconductor substrate 22 , which may be, for example, a silicon wafer, or other substrate appropriate for fabrication of GaN FETs.
- substrate 22 is a p ⁇ semiconductor material, meaning a lightly doped p-type semiconductor material. Such a doping concentration may be, for example, in the range of 1e13/cm 3 to 3e20/cm 3 .
- a region or layer 24 of semiconductor material, complementary to substrate 22 is formed (e.g., grown or implanted) along an upper surface of substrate 22 . In the example illustrated, because substrate 22 is p-type material, then layer 24 is n-type material.
- layer 24 is preferably heavily doped, relative to substrate 22 , so FIG. 2 illustrates that layer 24 is n+ in doping level.
- a doping concentration may be, for example, in the range of 1e18/cm 3 to 1e21/cm 3 .
- this or a comparable one-sided PN junction can be formed by growing a low doped n-type silicon (1e13/cm 3 to 1e18/cm 3 ) layer on highly doped p+ substrate (1e18/cm 3 to 3e21/cm 3 ) or growing a low doped (1e13/cm 3 to 1e18/cm 3 ) p-type silicon layer on highly doped p+ substrate (1e18/cm 3 to 3e21/cm 3 ) and subsequently forming a n+ region (1e18/cm 3 to 3e21/cm 3 ) on top of the grown low doped silicon films.
- mismatch isolation layer 26 is formed on layer 24 , and is so named as to establish isolation and deal with the mismatch, such as in lattice structure, between the semiconductor material of layer 24 and what will be layers that include III-N layers above layer 24 .
- Mismatch isolation layer 26 may be, for example, 10 to 1500 nanometers of aluminum nitride.
- a buffer layer 28 is formed on mismatch isolation layer 26 .
- Buffer layer 28 may be, for example, 1 to 7 microns thick and include a stack of several layers, starting with a bottom layer of the stack that is an aluminum rich compound with lesser gallium and transitioning to one or more layers toward the top of the stack, that is, with a greater amount of gallium and a lesser amount of aluminum.
- these materials may be indicated as Al x Ga 1-x N, where x decreases toward the upper surface of buffer layer 28 .
- an additional fabrication step and corresponding item is represented.
- an electrical isolation layer 30 is formed on buffer layer 28 .
- Electrical isolation layer 30 may be, for example, 50 to 4000 nanometers of semi-insulating gallium nitride.
- the semi-insulating aspect of electrical isolation layer 30 may provide a desired level of electrical isolation between layers below electrical isolation layer 30 and layers above it.
- electrical isolation layer 30 may be doped with n-type or p-type dopants to reduce undesired effects of charge trapping on current density in transistor pair 20 .
- a low-defect layer 32 is formed on electrical isolation layer 30 .
- Low-defect layer 32 may be, for example, 25 to 2000 nanometers of gallium nitride.
- Low-defect layer 32 may be formed so as to minimize crystal defects that may have an adverse effect on electron mobility.
- the method of formation of low-defect layer 32 may result in the low-defect layer 32 being doped with carbon, iron, or other dopant species, for example with a doping density less than 1e17/cm 3 .
- a barrier layer 34 is formed on low-defect layer 32 .
- Barrier layer 34 may be, for example, 2 to 30 nanometers of Al x Ga 1-x N or, by including indium, as In x Al y Ga 1-x-y N.
- a composition of group III elements in the barrier layer 34 may be, for example, 15 to 35 percent aluminum nitride and 85 to 65 percent gallium nitride.
- n-type dopants are added so that a sheet charge carrier density of electrical isolation layer 30 and low-defect layer 32 provides a screen for trapped charges and image charges below the two-dimensional electron gas.
- the added n-type dopants may include, for example, mostly silicon and/or germanium dopants.
- the added n-type dopants may be added during epitaxial growth of electrical isolation layer 30 and/or low-defect layer 32 .
- the added n-type dopants may be added by ion implantation after electrical isolation layer 30 and/or low-defect layer 32 is formed.
- An average doping density of the added n-type dopants may be, for example, 1e16/cm 3 to 1e17/cm 3 .
- a distribution of the added n-type dopants may be substantially uniform, or may be graded so that a doping density is higher at a bottom of the doped region than at a top of the doped region.
- an optional cap layer 36 may be formed on barrier layer 34 .
- Cap layer 36 may be, for example, 1 to 5 nanometers of gallium nitride.
- a gate dielectric layer 38 may be formed over barrier layer 34 , and cap layer 36 if present, to provide a desired threshold voltage.
- Gate dielectric layer 38 may include, for example, silicon nitride.
- isolation trenches 40 are formed by etching an aperture through all of the above-described layers and partially into substrate 22 .
- the dimensions of trenches 40 may be selected by one skilled in the art given considerations discussed below, but by way of introduction note that trenches 40 operate to provide isolation between adjacent GaN FET transistors, as will be appreciated later.
- source etches 42 are formed by etching an aperture through the two uppermost layers, namely, cap layer 36 and gate dielectric 38 , and further through a majority of the thickness of barrier layer 34 , leaving an amount of barrier layer 34 so as to achieve a desirably low contact resistance.
- vias 44 are formed from etches 42 down to at least an upper surface of layer 24 , which recall is the n+ portion of the one-side PN junction as formed also with the p ⁇ substrate 22 ; for purposes of illustration, such vias 44 are shown as conical in cross-section, but an acceptable alternative would be forming them with a vertical sidewall(s).
- drain etches 46 are formed by etching an aperture through the two uppermost layers, namely, cap layer 36 and gate dielectric 38 , and further through a majority of the thickness of barrier layer 34 , preferably to the same depth as source etches 42 .
- trenches 40 from FIG. 6 are filled with dielectric material to form dielectric barriers 48 , using, for example, silicon dioxide, silicon nitride or polyamide as the dielectric material.
- vias 44 from FIG. 6 are filled with respective conductors 50 , such as metal or doped semiconductor, providing an electrical contact to layer 24 .
- source etches 42 from FIG. 6 are filled with conductors, preferably metal, to form source contacts 52 . Note that the bottom of each source contact 52 extends into, but not fully through, barrier layer 34 , so as to form a tunneling connection to the two-dimensional electron gas in the low-defect layer 32 .
- drain etches 46 from FIG. 6 are likewise filled with conductors, preferably metal, to form drain contacts 54 that extend into, but not fully through, barrier layer 34 , so as to form a tunneling connection to the two-dimensional electron gas in the low-defect layer 32 .
- gate conductors 56 are formed between each respective set of a source contract 52 and a drain contact 54 , where each such gate conductor 56 is in contact with gate dielectric layer 38 .
- Each of gates conductors 56 may include, for example, III-N semiconductor material to provide a depletion mode FET, while other types of gates are within the scope of the instant example.
- transistor pair 20 includes two GaN FETs, shown generally as T′ 1 and T′ 2 .
- its gate conductor 56 may be laterally separated from its respective source contact 52 by, for example, 500 to 5000 nanometers, while the lateral spacing distance between each gate 56 and a respective drain contact 54 is by a distance that depends on a maximum operating voltage of the FET.
- a maximum operating voltage of the FET For example, in a GaN FET designed for a maximum operating voltage of 200 volts, its drain contact 54 may be laterally separated from its gate conductor 56 by 1 to 8 microns. In a GaN FET designed for a maximum operating voltage of 600 volts, its drain contact 54 may be laterally separated from its gate conductor 56 by 8 to 30 microns.
- FIG. 7 also illustrates the preferred embodiment isolating effect of dielectric barriers 48 .
- the dielectric barrier 48 in the middle of the page represents a first dielectric barrier along the left edge of the transistor, where that edge occurs vertically across multiple different layers, including barrier layer 34 , low defect layer 32 , electrical isolation layer 30 , buffer layer 28 , mismatch isolation layer 26 , the n+ doped layer 24 , and to a depth toward substrate 22 and below the one-sided PN junction formed between substrate 22 and layer 24 .
- the dielectric barrier 48 to the right of the page represents a second dielectric barrier along a second edge of those same layers.
- barriers serve to isolate transistor T′ 1 , and other comparably isolated devices like transistor T′ 2 , by interrupting the continuity of the layers and also extending below the one-sided PN junction.
- the benefits of such isolation may be appreciated by one skilled in the art and are also further discussed later.
- FIG. 8 repeats the illustration of transistor pair 20 from FIG. 7 , but adds a depiction of schematic connections so that a half bridge 60 is formed using transistors T′ 1 and T′ 2 .
- the source/drain and gate connections from half bridge 60 are comparable to those of half bridge 10 from FIG. 1 , where apostrophes are added to reference identifiers in FIG. 8 to distinguish the inventive illustration from the earlier prior art; nonetheless, one skilled in the art will readily understand the half bridge configuration, in general. Beyond these connections, however, note further various aspects arising from the preferred embodiment structure of FIGS. 7 and 8 . Specifically, in FIG.
- each source contact 52 is electrically connected to layer 24 , which recall is an n+ doped layer that, in combination with substrate 22 , provides a one-sided PN junction; note also that substrate 22 , as is often the case for various semiconductor wafers, is connected to ground.
- each dielectric barrier 48 provides isolation as between a transistor and any laterally-neighboring structure, where for example the dielectric barrier 48 shown in the middle of FIG. 8 separates the layers forming transistor T′ 1 from the layers forming transistor T′ 2 ; note that such separated layers include layer 24 .
- transistor T′ 1 its respective segment of layer 24 receives a bias of V out (from its source S(T′ 1 )), while the portion of semiconductor substrate 22 between the dielectric barriers 48 for that transistor is grounded.
- transistor T′ 2 its respective segment of layer 24 receives a bias of ground (from its source S(T′ 2 )), while the portion of semiconductor substrate 22 between the dielectric barriers 48 for that transistor is also grounded.
- transistor T′ 1 when transistor T′ 1 is on, such as when acting as the high side in half bridge 60 , the one-sided PN junction between its segment of layer 24 and substrate 22 is very strongly reversed bias, thereby isolating the transistor from leakage concerns that arise, and were described above, in connection with the prior art.
- transistor T′ 2 it is isolated by the preferred embodiment structure and has ground connected to both sides of its isolated one-sided PN junction, thereby facilitating its proper operation.
- each dielectric barrier 48 may be one to three times of V isolation /20V microns wide, where V isolation is an amount of needed isolation. Further, each such barrier 48 preferably extends to a distance in the range of one to three times of V isolation /20V microns below layer 24 . Indeed, these considerations and dimensions demonstrate that other structures may be implemented within the preferred embodiment to achieve vertical isolation between otherwise neighboring GaN transistors.
- FIG. 9 again illustrates the cross-sectional view of transistor pair 20 from FIG. 7 , but each dielectric barrier 48 from FIG. 7 is replaced with a plural number of dielectric barriers 48 ′, where each plurality in the example of FIG. 9 consists, by way of example, of four vertical dielectric barriers 48 ′.
- the dielectric material may be polyamide, silicon dioxide or silicon nitride, but note that the dimensions differ in that each dielectric barrier 48 ′ may have a lesser width such as 1 ⁇ m to 10 ⁇ m as well as a lesser depth into substrate 22 , such as a depth of 1 ⁇ m to one to three times of V isolation /20V microns wide, by way of comparison to the depth given for dielectric barriers 48 in FIG. 7 .
- FIGS. 10 through 14 illustrate cross-sectional views of the formation of an additional alternative preferred embodiment transistor pair 20 , which again will include two GaN FETs.
- transistor pair 20 is formed in connection with a semiconductor substrate 122 , which may be, for example, a silicon wafer, or other substrate appropriate for fabrication of GaN FETs.
- substrate 122 is a p ⁇ semiconductor material (lightly doped p-type semiconductor material).
- masking and etching e.g., dry etch of a ⁇ 111> wafer or wet etch of a ⁇ 100> waver are performed so as to form two trenches 124 partially into substrate 122 .
- trenches 124 may be selected by one skilled in the art given considerations discussed below, but by way of introduction note that trenches 124 operate to provide the active area, and some isolation, between a GaN FET transistor formed in each trench, as will be appreciated later. Note also that the sidewalls of trenches 124 may be vertical or sloped, depending on etch conditions.
- FIG. 11 illustrates additional fabrication steps and items.
- a region or layer 126 of semiconductor material complementary to substrate 122 , is formed (e.g., grown or implanted) along an upper surface of each trench 124 (i.e., parallel to the plane of substrate 122 ), and also along each sidewall of each trench 124 .
- a quad implant may be used to alternate positioning of substrate 122 so as to implant layer 126 along these exposed trench surfaces in substrate 122 , whereby layer 126 thereby extends both along the bottom of the trench and upward toward the upper surface of substrate 122 .
- substrate 122 is p-type material
- layer 126 is n-type material.
- layer 126 is preferably heavily doped, relative to substrate 122 , so FIG. 11 illustrates that layer 126 is n+ in doping level (e.g., 1e18/cm 3 to 1e21/cm 3 ). Again, therefore, the combination of the lesser-doped substrate 122 and the greater-doped layer 126 provides a one-sided PN junction, as further appreciated from the teachings in this document.
- this or a comparable one-sided PN junction can be formed by growing a low doped n-type silicon (1e13/cm 3 to 1e18/cm 3 ) layer on highly doped p+ substrate (1e18/cm 3 to 3e21/cm 3 ) or growing a low doped (1e13/cm 3 to 1e18/cm 3 ) p-type silicon layer on highly doped p+ substrate (1e18/cm 3 to 3e21/cm 3 ) and subsequently forming a n+ region (1e18/cm 3 to 3e21/cm 3 ) on top of the grown low doped silicon films.
- FIG. 12 additional fabrication steps and items are represented. Specifically, in FIG. 12 , the remaining open region from trenches 124 (see FIG. 10 ) are filled with additional layers toward ultimately forming a respective GaN FET in each trench, along the already-formed layer 126 , where reference number are repeated in FIG. 12 from the earlier embodiment in FIG. 5 , where such layers were detailed.
- such layers include a mismatch isolation layer 26 , a buffer layer 28 , an electrical isolation layer 30 , a low-defect layer 32 , a barrier layer 34 , an optional cap layer 36 , and a gate dielectric layer 38 .
- each source contact 128 extends into, but not fully through, barrier layer 34 , so as to form a tunneling connection to the two-dimensional electron gas in the low-defect layer 32 ; in addition, however, note that each source contact 128 also contacts, or optionally through an intermediate conductor (not shown), electrically communicates with layer 126 and preferably to the portion of that layer that extended upward toward the surface of substrate 122 .
- this connectivity is like the combination of a source contact 52 and a conductor 50 as shown in the embodiment of FIG. 7 , in that the embodiment of FIG. 13 also connects the source potential to the one-sided PN junction at the bottom of the GaN transistor.
- drain etches are likewise filled with conductors, preferably metal, to form drain contacts 130 that extend into, but not fully through, barrier layer 34 , so as to form a tunneling connection to the two-dimensional electron gas in the low-defect layer 32 .
- gate conductors 132 are formed between each respective set of a source contact 128 and a drain contact 130 , where each such gate conductor 132 is in contact with gate dielectric layer 38 .
- FIG. 14 illustrates a final preferred embodiment structure added to that shown in FIG. 13 .
- additional electrically floating n+ regions 134 are formed through the upper surface of substrate 122 with appropriate masking (not shown), where in the example illustrated three such regions are formed between, and outside outer edges, of what one skilled in the art will now appreciate that is indicated generally as transistor pair 20 including two GaN FETs, shown generally as T′′ 1 and T′′ 2 .
- Electrically floating n+ regions 134 operate to spread the electric field as depletion occurs and starts to expand at the surface, so that each region may acquire some voltage between the potential applied across each transistor (e.g., 0 to 600 volts). In this manner, the surface filed is reduced, such a below a certain level that is desired for device reliability.
- III-N semiconductor transistors such as GaN FETs.
- Various aspects have been described, and still others will be ascertainable by one skilled in the art from the present teachings. For example, while various dimensions have been provided, one skilled in the art may adjust such measures according to application and other considerations.
- a preferred embodiment half bridge has been described, the preferred embodiment structure may be used with individual FETs, FETs in other configurations, and an FET combined with devices other than FETs formed relative to a same substrate, yet isolating such FET from such devices using the preferred embodiment teachings.
- various transistor components described herein also may be found in U.S. Pat. No. 8,759,879, issued Jun.
- one-side PN junction has been described with respect to the substrate as part of the junction, in another preferred embodiment that junction may be achieved using GaN layers apart from the substrate. For example, a p-type/SI—GaN or AlGaN layer is grown on top of p+ silicon or suitable substrate with then an n+layer formed on the surface of that p-type or SI—GaN by epitaxy or implant.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Junction Field-Effect Transistors (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Element Separation (AREA)
Abstract
Description
- This application is a continuation of U.S. Nonprovisional patent application Ser. No. 14/951,927, filed Nov. 25, 2015, the contents of which are herein incorporated by reference in its entirety.
- Not Applicable.
- The preferred embodiments relate to semiconductor devices and, more particularly, to isolated III-N semiconductor devices.
- Integrated circuit devices are typically formed in connection with various semiconductor materials. For some applications these materials include compound materials such as the known III-N semiconductors, which are known to include combinations of elements from group III of the periodic table. Such elements include aluminum, gallium, indium, and possibly boron, and as group III-N semiconductors they are combined with nitrogen, such that each element contributes to the overall semiconductor material. Examples of III-N semiconductor materials are gallium nitride, aluminum gallium nitride, indium nitride, and indium aluminum gallium nitride. Moreover, III-N semiconductor devices may be included with other silicon based devices by sharing a common silicon substrate or wafer, where accommodations are made for the III-N semiconductor devices due to the differences between the compound semiconductors and the underlying silicon substrate.
- The above approach has various benefits, for example in connection with gallium nitride (GaN) devices. Such devices may include, for example, light emitting diodes (LEDs), solar cells, radiation-resistant devices, and high temperature or high voltage devices, commonly including transistors. These devices, however, may suffer from certain drawbacks, including possible instabilities when mixed with different devices based on either structure or functionality.
- By way of further background,
FIG. 1 illustrates a schematic of a priorart half bridge 10 that may be implemented using GaN transistors, and that as implemented may suffer drawbacks as observed by the present inventors. Specifically,half bridge 10 includes two GaN transistors T1 and T2. As is well known, the drain D(T1) of transistor T1 is connected to a first rail voltage (shown as Vline), and the source S(T2) of transistor T2 is connected to a second rail voltage (shown as ground). As such, transistor T1 is referred to as the high side, and transistor T2 is referred to as the low side. The source S(T1) of transistor T1 and the drain D(T2) of transistor T2 are connected and provide the output, Vout, forhalf bridge 10. The transistor gates may be connected to various signals as shown by way of illustration with ageneric input block 12; the particular signals are not of particular significance for the present discussion, other than to note that they are such that the transistors T1 and T2 operate in complementary fashion, that is, one is on while the other is off, and vice versa. Lastly, as is typical in various transistor configurations, each of transistors T1 and T2 has its source connected to the substrate of the respective transistor, where such a connection is sometimes also referred to as a backgate. - In operation, transistors T1 and T2 are on one at a time and typically at a 50 percent duty cycle, so Vout tends toward Vline when the high side transistor T1 is on and toward ground when the low side transistor T2 is on. Based on the load and input voltages, such circuit may have various uses, including power electronics such as in a converter, switching, and the like. While
half bridge 10 has various uses and is well-known, it is recognized in connection with the preferred embodiments that issues may arise in ideally implementing the bridge using GaN technology. Specifically, the source-to-backgate connections can cause leakage, instability, or other performance-diminishing issues due to differing voltages being connected to a same substrate. For example, consider a high-voltage application, where Vline is 400 volts. When the high side transistor T1 is on, then Vline, minus the drop across transistor T1, is connected to Vout. If, for example, that voltage drop is 1 volt, then when transistor T1 is on, Vout=399 volts. Accordingly, the source-to-backgate connection of transistor T1 couples the backgate to 399 volts, while at the same time the source-to-backgate connection of transistor T2 couples the backgate to ground, thereby creating a considerable leakage path between the two transistors. As an alternative, the backgate connections instead could be implemented by connecting each transistor drain to the backgate. While the alternative reduces the leakage issue incrementally, when the high side transistor T1 and low side transistor T2 are off, high voltage on the backgate would result in higher surface fields for a given design and lead to lower lifetimes and thereby diminish the transistor reliability. Additional issues with this approach will include added complexity in packaging technology needs like the need of insulating die attach. - Given the preceding, the present inventors seek to improve upon the prior art, as further detailed below.
- In a preferred embodiment, there is a semiconductor device. The device comprises a substrate, a low defect layer formed in a fixed position relative to the substrate, and a barrier layer comprising III-N semiconductor material formed on the low-defect layer and forming an electron gas in the low-defect layer. The device also comprises a source contact, a drain contact, and a gate contact for receiving a potential, the potential for adjusting the electron gas and a conductive path, responsive to and formed by the electron gas between the source contact and the drain contact. Lastly, the device comprises a one-sided PN junction between the barrier layer and the substrate.
- In another aspect, the preferred embodiment may include a first dielectric barrier and a second dielectric barrier. Each dielectric barrier is aligned along a respective edge of the low defect layer and the barrier layer and further extends in a direction from the low defect layer toward the substrate and to an extent below the one-sided PN junction.
- Numerous other inventive aspects are also disclosed and claimed.
-
FIG. 1 illustrates a schematic of a prior art half bridge. -
FIG. 2 illustrates a cross-sectional view of the formation of a transistor pair according to preferred embodiments, including a substrate and n+ doped layer. -
FIG. 3 illustrates a cross-sectional view of the formation of a transistor pair ofFIG. 2 , with the addition of a mismatch isolation layer and a buffer layer. -
FIG. 4 illustrates a cross-sectional view of the formation of a transistor pair ofFIG. 3 , with the addition of an electrical isolation layer. -
FIG. 5 illustrates a cross-sectional view of the formation of a transistor pair ofFIG. 4 , with the addition of a low-defect layer, a barrier layer, a cap layer, and a gate dielectric layer. -
FIG. 6 illustrates a cross-sectional view of the formation of a transistor pair ofFIG. 5 , with the addition of trenches and vias. -
FIG. 7 illustrates a cross-sectional view of the formation of a transistor pair ofFIG. 6 , after the formation of dielectric barriers, source contacts, drain contacts, gate contacts, and electrical connections from source to the n+ layer of the one-sided PN junction. -
FIG. 8 illustrates a cross-sectional view of the transistor pair ofFIG. 7 when electrically connected as a half bridge. -
FIG. 9 illustrates a cross-sectional view of an alternative preferred embodiment for the transistor pair wherein dielectric barriers are formed using plural dielectric members. -
FIG. 10 illustrates a cross-sectional view of the formation of a transistor pair according to alternative preferred embodiments, including a substrate with etched regions. -
FIG. 11 illustrates a cross-sectional view of the formation of a transistor pair ofFIG. 10 , with the addition of n+ regions formed along the etched region surfaces. -
FIG. 12 illustrates a cross-sectional view of the formation of a transistor pair ofFIG. 11 , with the addition of various GaN transistor layers formed within the area inside the n+ regions. -
FIG. 13 illustrates a cross-sectional view of the formation of a transistor pair ofFIG. 12 , with the addition of source, drain, and gate contacts. -
FIG. 14 illustrates a cross-sectional view of the formation of a transistor pair ofFIG. 13 , with the addition of electrically floating regions for spreading the surface electric field. -
FIG. 1 was described earlier in the Background Of the Invention section of this document and the reader is assumed familiar with the principles of that discussion. -
FIGS. 2 through 9 illustrate cross-sectional views of the formation of atransistor pair 20 according to preferred embodiments, which as understood later will include two GaN field-effect transistors (FETs). The following discussion is by way of enabling one skilled in the art to practice the preferred embodiments, while the reader should recognize that numerous semiconductor fabrication, structure, and related details are known by, or ascertainable to, one skilled in the art. Certain materials, process details, and dimensions, therefore, are omitted, as they are otherwise known and not necessary to demonstrate the inventive scope. - Referring to
FIG. 2 ,transistor pair 20 is formed in connection with asemiconductor substrate 22, which may be, for example, a silicon wafer, or other substrate appropriate for fabrication of GaN FETs. In the illustrated preferred embodiment,substrate 22 is a p− semiconductor material, meaning a lightly doped p-type semiconductor material. Such a doping concentration may be, for example, in the range of 1e13/cm3 to 3e20/cm3. A region orlayer 24 of semiconductor material, complementary tosubstrate 22, is formed (e.g., grown or implanted) along an upper surface ofsubstrate 22. In the example illustrated, becausesubstrate 22 is p-type material, thenlayer 24 is n-type material. Moreover,layer 24 is preferably heavily doped, relative tosubstrate 22, soFIG. 2 illustrates thatlayer 24 is n+ in doping level. Such a doping concentration may be, for example, in the range of 1e18/cm3 to 1e21/cm3. Given the preceding, therefore, the combination of the lesser-dopedsubstrate 22 and the greater-dopedlayer 24 provides what is known in the art as a one-sided PN junction, as further appreciated later in this document. Moreover, this or a comparable one-sided PN junction can be formed by growing a low doped n-type silicon (1e13/cm3 to 1e18/cm3) layer on highly doped p+ substrate (1e18/cm3 to 3e21/cm3) or growing a low doped (1e13/cm3 to 1e18/cm3) p-type silicon layer on highly doped p+ substrate (1e18/cm3 to 3e21/cm3) and subsequently forming a n+ region (1e18/cm3 to 3e21/cm3) on top of the grown low doped silicon films. - Referring to
FIG. 3 , additional fabrication steps and items are represented. Specifically, amismatch isolation layer 26 is formed onlayer 24, and is so named as to establish isolation and deal with the mismatch, such as in lattice structure, between the semiconductor material oflayer 24 and what will be layers that include III-N layers abovelayer 24.Mismatch isolation layer 26 may be, for example, 10 to 1500 nanometers of aluminum nitride. Abuffer layer 28 is formed onmismatch isolation layer 26.Buffer layer 28 may be, for example, 1 to 7 microns thick and include a stack of several layers, starting with a bottom layer of the stack that is an aluminum rich compound with lesser gallium and transitioning to one or more layers toward the top of the stack, that is, with a greater amount of gallium and a lesser amount of aluminum. Thus, without limitation to a particular stoichiometry of the elements, these materials may be indicated as AlxGa1-xN, where x decreases toward the upper surface ofbuffer layer 28. - Referring to
FIG. 4 , an additional fabrication step and corresponding item is represented. Specifically, anelectrical isolation layer 30 is formed onbuffer layer 28.Electrical isolation layer 30 may be, for example, 50 to 4000 nanometers of semi-insulating gallium nitride. The semi-insulating aspect ofelectrical isolation layer 30 may provide a desired level of electrical isolation between layers belowelectrical isolation layer 30 and layers above it. Alternatively,electrical isolation layer 30 may be doped with n-type or p-type dopants to reduce undesired effects of charge trapping on current density intransistor pair 20. - Referring to
FIG. 5 , additional fabrication steps and corresponding items are represented. A low-defect layer 32 is formed onelectrical isolation layer 30. Low-defect layer 32 may be, for example, 25 to 2000 nanometers of gallium nitride. Low-defect layer 32 may be formed so as to minimize crystal defects that may have an adverse effect on electron mobility. The method of formation of low-defect layer 32 may result in the low-defect layer 32 being doped with carbon, iron, or other dopant species, for example with a doping density less than 1e17/cm3. - Continuing with
FIG. 5 , abarrier layer 34 is formed on low-defect layer 32.Barrier layer 34 may be, for example, 2 to 30 nanometers of AlxGa1-xN or, by including indium, as InxAlyGa1-x-yN. A composition of group III elements in thebarrier layer 34 may be, for example, 15 to 35 percent aluminum nitride and 85 to 65 percent gallium nitride. Formingbarrier layer 34 on low-defect layer 32 generates a two-dimensional electron gas in low-defect layer 32 just belowbarrier layer 34 with an electron density, that is, a sheet charge carrier density, for example, 1(10)12 to 2(10)13/cm2. Note also that during formation ofelectrical isolation layer 30 and/or low-defect layer 32, n-type dopants are added so that a sheet charge carrier density ofelectrical isolation layer 30 and low-defect layer 32 provides a screen for trapped charges and image charges below the two-dimensional electron gas. The added n-type dopants may include, for example, mostly silicon and/or germanium dopants. The added n-type dopants may be added during epitaxial growth ofelectrical isolation layer 30 and/or low-defect layer 32. Alternatively, the added n-type dopants may be added by ion implantation afterelectrical isolation layer 30 and/or low-defect layer 32 is formed. An average doping density of the added n-type dopants may be, for example, 1e16/cm3 to 1e17/cm3. A distribution of the added n-type dopants may be substantially uniform, or may be graded so that a doping density is higher at a bottom of the doped region than at a top of the doped region. - Completing
FIG. 5 , anoptional cap layer 36 may be formed onbarrier layer 34.Cap layer 36 may be, for example, 1 to 5 nanometers of gallium nitride. Lastly, agate dielectric layer 38 may be formed overbarrier layer 34, andcap layer 36 if present, to provide a desired threshold voltage.Gate dielectric layer 38 may include, for example, silicon nitride. - Referring to
FIG. 6 , additional fabrication steps are represented in anticipation of forming additional structures. Specifically, inFIG. 6 ,isolation trenches 40 are formed by etching an aperture through all of the above-described layers and partially intosubstrate 22. The dimensions oftrenches 40 may be selected by one skilled in the art given considerations discussed below, but by way of introduction note thattrenches 40 operate to provide isolation between adjacent GaN FET transistors, as will be appreciated later. Also inFIG. 6 , source etches 42 are formed by etching an aperture through the two uppermost layers, namely,cap layer 36 andgate dielectric 38, and further through a majority of the thickness ofbarrier layer 34, leaving an amount ofbarrier layer 34 so as to achieve a desirably low contact resistance. As either part of the same etch step that forms source etches 42, or as a separate etch, vias 44 are formed frometches 42 down to at least an upper surface oflayer 24, which recall is the n+ portion of the one-side PN junction as formed also with the p−substrate 22; for purposes of illustration,such vias 44 are shown as conical in cross-section, but an acceptable alternative would be forming them with a vertical sidewall(s). Lastly, also as either part of the same etch step that forms source etches 42, or as a separate etch, drain etches 46 are formed by etching an aperture through the two uppermost layers, namely,cap layer 36 andgate dielectric 38, and further through a majority of the thickness ofbarrier layer 34, preferably to the same depth as source etches 42. - Referring to
FIG. 7 , additional fabrication steps are represented in anticipation of forming additional structures. InFIG. 7 ,trenches 40 fromFIG. 6 are filled with dielectric material to formdielectric barriers 48, using, for example, silicon dioxide, silicon nitride or polyamide as the dielectric material. Further, vias 44 fromFIG. 6 are filled withrespective conductors 50, such as metal or doped semiconductor, providing an electrical contact to layer 24. Still further, source etches 42 fromFIG. 6 are filled with conductors, preferably metal, to formsource contacts 52. Note that the bottom of eachsource contact 52 extends into, but not fully through,barrier layer 34, so as to form a tunneling connection to the two-dimensional electron gas in the low-defect layer 32. Similarly, drain etches 46 fromFIG. 6 are likewise filled with conductors, preferably metal, to formdrain contacts 54 that extend into, but not fully through,barrier layer 34, so as to form a tunneling connection to the two-dimensional electron gas in the low-defect layer 32. Finally,gate conductors 56 are formed between each respective set of asource contract 52 and adrain contact 54, where eachsuch gate conductor 56 is in contact withgate dielectric layer 38. Each ofgates conductors 56 may include, for example, III-N semiconductor material to provide a depletion mode FET, while other types of gates are within the scope of the instant example. - Given the added elements of
FIG. 7 , one skilled in the art will now appreciate that was is indicated generally astransistor pair 20 includes two GaN FETs, shown generally as T′1 and T′2. Moreover, for each such FET, itsgate conductor 56 may be laterally separated from itsrespective source contact 52 by, for example, 500 to 5000 nanometers, while the lateral spacing distance between eachgate 56 and arespective drain contact 54 is by a distance that depends on a maximum operating voltage of the FET. For example, in a GaN FET designed for a maximum operating voltage of 200 volts, itsdrain contact 54 may be laterally separated from itsgate conductor 56 by 1 to 8 microns. In a GaN FET designed for a maximum operating voltage of 600 volts, itsdrain contact 54 may be laterally separated from itsgate conductor 56 by 8 to 30 microns. -
FIG. 7 also illustrates the preferred embodiment isolating effect ofdielectric barriers 48. Looking by way of example to transistor T′1, thedielectric barrier 48 in the middle of the page represents a first dielectric barrier along the left edge of the transistor, where that edge occurs vertically across multiple different layers, includingbarrier layer 34,low defect layer 32,electrical isolation layer 30,buffer layer 28,mismatch isolation layer 26, the n+ dopedlayer 24, and to a depth towardsubstrate 22 and below the one-sided PN junction formed betweensubstrate 22 andlayer 24. Similarly, thedielectric barrier 48 to the right of the page represents a second dielectric barrier along a second edge of those same layers. These barriers, therefore, serve to isolate transistor T′1, and other comparably isolated devices like transistor T′2, by interrupting the continuity of the layers and also extending below the one-sided PN junction. The benefits of such isolation may be appreciated by one skilled in the art and are also further discussed later. -
FIG. 8 repeats the illustration oftransistor pair 20 fromFIG. 7 , but adds a depiction of schematic connections so that ahalf bridge 60 is formed using transistors T′1 and T′2. In general, the source/drain and gate connections from halfbridge 60 are comparable to those ofhalf bridge 10 fromFIG. 1 , where apostrophes are added to reference identifiers inFIG. 8 to distinguish the inventive illustration from the earlier prior art; nonetheless, one skilled in the art will readily understand the half bridge configuration, in general. Beyond these connections, however, note further various aspects arising from the preferred embodiment structure ofFIGS. 7 and 8 . Specifically, inFIG. 8 , eachsource contact 52 is electrically connected to layer 24, which recall is an n+ doped layer that, in combination withsubstrate 22, provides a one-sided PN junction; note also thatsubstrate 22, as is often the case for various semiconductor wafers, is connected to ground. In addition, eachdielectric barrier 48 provides isolation as between a transistor and any laterally-neighboring structure, where for example thedielectric barrier 48 shown in the middle ofFIG. 8 separates the layers forming transistor T′1 from the layers forming transistor T′2; note that such separated layers includelayer 24. As a result of the insulating separation, and further due to the connectivity provided byconductors 50 extending downward from eachrespective source contact 52, different PN biases are achieved for the one-sided PN junction in each respective transistor. More specifically, for transistor T′1, its respective segment oflayer 24 receives a bias of Vout (from its source S(T′1)), while the portion ofsemiconductor substrate 22 between thedielectric barriers 48 for that transistor is grounded. In contrast, for transistor T′2, its respective segment oflayer 24 receives a bias of ground (from its source S(T′2)), while the portion ofsemiconductor substrate 22 between thedielectric barriers 48 for that transistor is also grounded. Note, therefore, that when transistor T′1 is on, such as when acting as the high side inhalf bridge 60, the one-sided PN junction between its segment oflayer 24 andsubstrate 22 is very strongly reversed bias, thereby isolating the transistor from leakage concerns that arise, and were described above, in connection with the prior art. In the meantime, with respect to transistor T′2, it is isolated by the preferred embodiment structure and has ground connected to both sides of its isolated one-sided PN junction, thereby facilitating its proper operation. - The isolating benefits achieved by the preferred embodiment structure, including the respective isolated one-sided PN junction for each respective transistor, also will suggest to one skilled in the art the dimensions and variations for each
dielectric barrier 48. In other words, such dimensions are chosen to prevent a junction breakdown in the one-sided PN junction, given the anticipated or specified voltage levels. For example, in the approach ofFIG. 8 , eachsuch barrier 48 may be one to three times of Visolation/20V microns wide, where Visolation is an amount of needed isolation. Further, eachsuch barrier 48 preferably extends to a distance in the range of one to three times of Visolation/20V microns belowlayer 24. Indeed, these considerations and dimensions demonstrate that other structures may be implemented within the preferred embodiment to achieve vertical isolation between otherwise neighboring GaN transistors. In this regard,FIG. 9 again illustrates the cross-sectional view oftransistor pair 20 fromFIG. 7 , but eachdielectric barrier 48 fromFIG. 7 is replaced with a plural number ofdielectric barriers 48′, where each plurality in the example ofFIG. 9 consists, by way of example, of four verticaldielectric barriers 48′. Once more, the dielectric material may be polyamide, silicon dioxide or silicon nitride, but note that the dimensions differ in that eachdielectric barrier 48′ may have a lesser width such as 1 μm to 10 μm as well as a lesser depth intosubstrate 22, such as a depth of 1 μm to one to three times of Visolation/20V microns wide, by way of comparison to the depth given fordielectric barriers 48 inFIG. 7 . -
FIGS. 10 through 14 illustrate cross-sectional views of the formation of an additional alternative preferredembodiment transistor pair 20, which again will include two GaN FETs. Given the various teachings above and the skill in the art, the following discussion is also by way of enabling one skilled in the art to practice the preferred embodiments, while additional details should be readily known by, or ascertainable to, one skilled in the art. - Referring to
FIG. 10 ,transistor pair 20 is formed in connection with asemiconductor substrate 122, which may be, for example, a silicon wafer, or other substrate appropriate for fabrication of GaN FETs. In the illustrated preferred embodiment,substrate 122 is a p− semiconductor material (lightly doped p-type semiconductor material). Moreover, with appropriate masking and etching (e.g., dry etch of a <111> wafer or wet etch of a <100> waver) are performed so as to form twotrenches 124 partially intosubstrate 122. The dimensions oftrenches 124 may be selected by one skilled in the art given considerations discussed below, but by way of introduction note thattrenches 124 operate to provide the active area, and some isolation, between a GaN FET transistor formed in each trench, as will be appreciated later. Note also that the sidewalls oftrenches 124 may be vertical or sloped, depending on etch conditions. -
FIG. 11 illustrates additional fabrication steps and items. Specifically, a region orlayer 126 of semiconductor material, complementary tosubstrate 122, is formed (e.g., grown or implanted) along an upper surface of each trench 124 (i.e., parallel to the plane of substrate 122), and also along each sidewall of eachtrench 124. For example, a quad implant may be used to alternate positioning ofsubstrate 122 so as to implantlayer 126 along these exposed trench surfaces insubstrate 122, wherebylayer 126 thereby extends both along the bottom of the trench and upward toward the upper surface ofsubstrate 122. In the example illustrated, becausesubstrate 122 is p-type material, then layer 126 is n-type material. Moreover,layer 126 is preferably heavily doped, relative tosubstrate 122, soFIG. 11 illustrates thatlayer 126 is n+ in doping level (e.g., 1e18/cm3 to 1e21/cm3). Again, therefore, the combination of the lesser-dopedsubstrate 122 and the greater-dopedlayer 126 provides a one-sided PN junction, as further appreciated from the teachings in this document. As with earlier embodiments, this or a comparable one-sided PN junction can be formed by growing a low doped n-type silicon (1e13/cm3 to 1e18/cm3) layer on highly doped p+ substrate (1e18/cm3 to 3e21/cm3) or growing a low doped (1e13/cm3 to 1e18/cm3) p-type silicon layer on highly doped p+ substrate (1e18/cm3 to 3e21/cm3) and subsequently forming a n+ region (1e18/cm3 to 3e21/cm3) on top of the grown low doped silicon films. - Referring to
FIG. 12 , additional fabrication steps and items are represented. Specifically, inFIG. 12 , the remaining open region from trenches 124 (seeFIG. 10 ) are filled with additional layers toward ultimately forming a respective GaN FET in each trench, along the already-formedlayer 126, where reference number are repeated inFIG. 12 from the earlier embodiment inFIG. 5 , where such layers were detailed. Thus, inFIG. 12 , such layers include amismatch isolation layer 26, abuffer layer 28, anelectrical isolation layer 30, a low-defect layer 32, abarrier layer 34, anoptional cap layer 36, and agate dielectric layer 38. - Referring to
FIG. 13 , additional fabrication steps are represented. Specifically, trenches (not shown) are formed from the upper surface illustrated inFIG. 12 and filled with conductors, preferably metal, to formsource contacts 128. Note that the bottom of each source contact 128 extends into, but not fully through,barrier layer 34, so as to form a tunneling connection to the two-dimensional electron gas in the low-defect layer 32; in addition, however, note that each source contact 128 also contacts, or optionally through an intermediate conductor (not shown), electrically communicates withlayer 126 and preferably to the portion of that layer that extended upward toward the surface ofsubstrate 122. From an electrical standpoint, however, this connectivity is like the combination of asource contact 52 and aconductor 50 as shown in the embodiment ofFIG. 7 , in that the embodiment ofFIG. 13 also connects the source potential to the one-sided PN junction at the bottom of the GaN transistor. Also in connection withFIG. 13 , note that in the same (or comparable) process that formssource contacts 128, drain etches (not shown) are likewise filled with conductors, preferably metal, to formdrain contacts 130 that extend into, but not fully through,barrier layer 34, so as to form a tunneling connection to the two-dimensional electron gas in the low-defect layer 32. Finally,gate conductors 132 are formed between each respective set of asource contact 128 and adrain contact 130, where eachsuch gate conductor 132 is in contact withgate dielectric layer 38. -
FIG. 14 illustrates a final preferred embodiment structure added to that shown inFIG. 13 . Specifically, inFIG. 13 , additional electrically floatingn+ regions 134 are formed through the upper surface ofsubstrate 122 with appropriate masking (not shown), where in the example illustrated three such regions are formed between, and outside outer edges, of what one skilled in the art will now appreciate that is indicated generally astransistor pair 20 including two GaN FETs, shown generally as T″1 and T″2. Electrically floatingn+ regions 134 operate to spread the electric field as depletion occurs and starts to expand at the surface, so that each region may acquire some voltage between the potential applied across each transistor (e.g., 0 to 600 volts). In this manner, the surface filed is reduced, such a below a certain level that is desired for device reliability. - From the above, various embodiments provide improvements to III-N semiconductor transistors, such as GaN FETs. Various aspects have been described, and still others will be ascertainable by one skilled in the art from the present teachings. For example, while various dimensions have been provided, one skilled in the art may adjust such measures according to application and other considerations. As another example, while a preferred embodiment half bridge has been described, the preferred embodiment structure may be used with individual FETs, FETs in other configurations, and an FET combined with devices other than FETs formed relative to a same substrate, yet isolating such FET from such devices using the preferred embodiment teachings. Indeed, various transistor components described herein also may be found in U.S. Pat. No. 8,759,879, issued Jun. 24, 2014, which is hereby incorporated herein by reference; this referenced Patent includes other transistor configurations that also may be readily combined by one skilled in the art with the teachings of this document. As still another example, while a preferred embodiment one-side PN junction has been described with respect to the substrate as part of the junction, in another preferred embodiment that junction may be achieved using GaN layers apart from the substrate. For example, a p-type/SI—GaN or AlGaN layer is grown on top of p+ silicon or suitable substrate with then an n+layer formed on the surface of that p-type or SI—GaN by epitaxy or implant. Following this, all other layers may be similar to those described above, where the vias will be formed to contact the n+ III-nitride layer in this alternative. Still further, while various alternatives have been provided according to the disclosed embodiments, still others are contemplated and yet others can ascertained by one skilled in the art. Given the preceding, therefore, one skilled in the art should further appreciate that while some embodiments have been described in detail, various substitutions, modifications or alterations can be made to the descriptions set forth above without departing from the inventive scope, as is defined by the following claims.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/597,769 US20170250272A1 (en) | 2015-11-25 | 2017-05-17 | Isolated iii-n semiconductor devices |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/951,927 US9685545B2 (en) | 2015-11-25 | 2015-11-25 | Isolated III-N semiconductor devices |
US15/597,769 US20170250272A1 (en) | 2015-11-25 | 2017-05-17 | Isolated iii-n semiconductor devices |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/951,927 Continuation US9685545B2 (en) | 2015-11-25 | 2015-11-25 | Isolated III-N semiconductor devices |
Publications (1)
Publication Number | Publication Date |
---|---|
US20170250272A1 true US20170250272A1 (en) | 2017-08-31 |
Family
ID=58721102
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/951,927 Active US9685545B2 (en) | 2015-11-25 | 2015-11-25 | Isolated III-N semiconductor devices |
US15/597,769 Abandoned US20170250272A1 (en) | 2015-11-25 | 2017-05-17 | Isolated iii-n semiconductor devices |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/951,927 Active US9685545B2 (en) | 2015-11-25 | 2015-11-25 | Isolated III-N semiconductor devices |
Country Status (5)
Country | Link |
---|---|
US (2) | US9685545B2 (en) |
EP (1) | EP3381049A4 (en) |
JP (2) | JP6921368B2 (en) |
CN (2) | CN116682728A (en) |
WO (1) | WO2017091817A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20210066484A1 (en) * | 2019-09-04 | 2021-03-04 | United Microelectronics Corp. | Enhancement mode high electron mobility transistor |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10453824B1 (en) * | 2018-05-08 | 2019-10-22 | International Business Machines Corporation | Structure and method to form nanosheet devices with bottom isolation |
JP7426786B2 (en) * | 2019-05-30 | 2024-02-02 | ローム株式会社 | nitride semiconductor device |
CN110379807B (en) * | 2019-07-31 | 2021-02-26 | 厦门市三安集成电路有限公司 | Microelectronic device and method for manufacturing same |
US11296190B2 (en) * | 2020-01-15 | 2022-04-05 | Globalfoundries U.S. Inc. | Field effect transistors with back gate contact and buried high resistivity layer |
US11251294B2 (en) * | 2020-03-24 | 2022-02-15 | Infineon Technologies Austria Ag | High voltage blocking III-V semiconductor device |
WO2021243654A1 (en) * | 2020-06-04 | 2021-12-09 | Innoscience (Zhuhai) Technology Co., Ltd. | Semiconductor device and manufacturing method thereof |
FR3111738B1 (en) * | 2020-06-19 | 2022-08-05 | Commissariat Energie Atomique | Micro-electronic device with an isolated substrate, and associated manufacturing method |
US11515397B2 (en) | 2020-07-21 | 2022-11-29 | Globalfoundries U.S. Inc. | III-V compound semiconductor layer stacks with electrical isolation provided by a trap-rich layer |
US11469225B2 (en) | 2020-10-16 | 2022-10-11 | Globalfoundries U.S. Inc. | Device integration schemes leveraging a bulk semiconductor substrate having a <111 > crystal orientation |
US11569374B2 (en) | 2020-12-02 | 2023-01-31 | Globalfoundries U.S. Inc. | Implanted isolation for device integration on a common substrate |
CN114556561B (en) * | 2021-08-06 | 2023-10-31 | 英诺赛科(苏州)科技有限公司 | Nitride-based semiconductor IC chip and method for manufacturing the same |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120153300A1 (en) * | 2010-12-15 | 2012-06-21 | Alexander Lidow | Semiconductor devices with back surface isolation |
US8759879B1 (en) * | 2013-05-03 | 2014-06-24 | Texas Instruments Incorporated | RESURF III-nitride HEMTs |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5276340A (en) * | 1989-11-21 | 1994-01-04 | Fujitsu Limited | Semiconductor integrated circuit having a reduced side gate effect |
US5077231A (en) * | 1991-03-15 | 1991-12-31 | Texas Instruments Incorporated | Method to integrate HBTs and FETs |
US7030428B2 (en) * | 2001-12-03 | 2006-04-18 | Cree, Inc. | Strain balanced nitride heterojunction transistors |
JP4449467B2 (en) * | 2004-01-28 | 2010-04-14 | サンケン電気株式会社 | Semiconductor device |
US8575651B2 (en) * | 2005-04-11 | 2013-11-05 | Cree, Inc. | Devices having thick semi-insulating epitaxial gallium nitride layer |
US7466212B2 (en) * | 2006-06-16 | 2008-12-16 | Semiconductor Components Industries, L. L. C. | Semiconductor filter structure and method of manufacture |
US20110095335A1 (en) * | 2008-07-03 | 2011-04-28 | Panasonic Corporation | Nitride semiconductor device |
US20100117118A1 (en) * | 2008-08-07 | 2010-05-13 | Dabiran Amir M | High electron mobility heterojunction device |
US8564020B2 (en) * | 2009-07-27 | 2013-10-22 | The Hong Kong University Of Science And Technology | Transistors and rectifiers utilizing hybrid electrodes and methods of fabricating the same |
WO2011061573A1 (en) * | 2009-11-19 | 2011-05-26 | Freescale Semiconductor, Inc. | Vertical power transistor device, semiconductor die and method of manufacturing a vertical power transistor device |
JP2011165749A (en) * | 2010-02-05 | 2011-08-25 | Panasonic Corp | Semiconductor device |
US8536674B2 (en) * | 2010-12-20 | 2013-09-17 | General Electric Company | Integrated circuit and method of fabricating same |
WO2013190997A1 (en) * | 2012-06-20 | 2013-12-27 | 独立行政法人産業技術総合研究所 | Semiconductor device |
US8933461B2 (en) * | 2012-08-09 | 2015-01-13 | Texas Instruments Incorporated | III-nitride enhancement mode transistors with tunable and high gate-source voltage rating |
US9202906B2 (en) * | 2013-03-14 | 2015-12-01 | Northrop Grumman Systems Corporation | Superlattice crenelated gate field effect transistor |
US9035318B2 (en) * | 2013-05-03 | 2015-05-19 | Texas Instruments Incorporated | Avalanche energy handling capable III-nitride transistors |
KR20150011238A (en) * | 2013-07-22 | 2015-01-30 | 삼성전자주식회사 | Nitride-based semiconductor devices |
US9997507B2 (en) * | 2013-07-25 | 2018-06-12 | General Electric Company | Semiconductor assembly and method of manufacture |
JP6143598B2 (en) * | 2013-08-01 | 2017-06-07 | 株式会社東芝 | Semiconductor device |
JP2015060920A (en) * | 2013-09-18 | 2015-03-30 | 株式会社デンソー | Semiconductor device and manufacturing method of the same |
WO2015125492A1 (en) * | 2014-02-24 | 2015-08-27 | パナソニック株式会社 | Semiconductor device |
-
2015
- 2015-11-25 US US14/951,927 patent/US9685545B2/en active Active
-
2016
- 2016-11-25 CN CN202310745649.5A patent/CN116682728A/en active Pending
- 2016-11-25 EP EP16869341.4A patent/EP3381049A4/en not_active Withdrawn
- 2016-11-25 WO PCT/US2016/063778 patent/WO2017091817A1/en active Application Filing
- 2016-11-25 CN CN201680061341.7A patent/CN108140579A/en active Pending
- 2016-11-25 JP JP2018527095A patent/JP6921368B2/en active Active
-
2017
- 2017-05-17 US US15/597,769 patent/US20170250272A1/en not_active Abandoned
-
2021
- 2021-03-17 JP JP2021043162A patent/JP7222581B2/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120153300A1 (en) * | 2010-12-15 | 2012-06-21 | Alexander Lidow | Semiconductor devices with back surface isolation |
US8759879B1 (en) * | 2013-05-03 | 2014-06-24 | Texas Instruments Incorporated | RESURF III-nitride HEMTs |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20210066484A1 (en) * | 2019-09-04 | 2021-03-04 | United Microelectronics Corp. | Enhancement mode high electron mobility transistor |
US11935947B2 (en) * | 2019-09-04 | 2024-03-19 | United Microelectronics Corp. | Enhancement mode high electron mobility transistor |
Also Published As
Publication number | Publication date |
---|---|
US20170148905A1 (en) | 2017-05-25 |
EP3381049A4 (en) | 2018-11-14 |
EP3381049A1 (en) | 2018-10-03 |
CN116682728A (en) | 2023-09-01 |
JP6921368B2 (en) | 2021-08-18 |
CN108140579A (en) | 2018-06-08 |
WO2017091817A1 (en) | 2017-06-01 |
JP7222581B2 (en) | 2023-02-15 |
JP2021141327A (en) | 2021-09-16 |
JP2018536290A (en) | 2018-12-06 |
US9685545B2 (en) | 2017-06-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9685545B2 (en) | Isolated III-N semiconductor devices | |
US10043896B2 (en) | III-Nitride transistor including a III-N depleting layer | |
US8933461B2 (en) | III-nitride enhancement mode transistors with tunable and high gate-source voltage rating | |
US9293524B2 (en) | Semiconductor device with a field ring edge termination structure and a separation trench arranged between different field rings | |
WO2018063489A1 (en) | Doped gate dielectric materials | |
US9076850B2 (en) | High electron mobility transistor | |
US10256352B2 (en) | Structures for nitride vertical transistors | |
US9054027B2 (en) | III-nitride device and method having a gate isolating structure | |
JP2011029507A (en) | Semiconductor device | |
KR101431774B1 (en) | Silicon-compatible compound junctionless field effect transistor | |
US8659055B2 (en) | Semiconductor device, field-effect transistor, and electronic device | |
JP2018041933A (en) | Semiconductor device and semiconductor substrate | |
CN102646720A (en) | Normally-off semiconductor switches and normally-off jfets | |
US20230335631A1 (en) | Semiconductor device and manufacturing method therefor | |
US11923448B2 (en) | High voltage blocking III-V semiconductor device | |
CN111048576B (en) | Semiconductor device and preparation method thereof | |
US11522078B2 (en) | High electron mobility transistor (HEMT) with RESURF junction | |
CN111261696A (en) | Semiconductor device and method of manufacturing semiconductor device | |
KR102005451B1 (en) | High Electron Mobility Transistor | |
US9054171B2 (en) | HEMT semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: ADVISORY ACTION MAILED |
|
STCV | Information on status: appeal procedure |
Free format text: NOTICE OF APPEAL FILED |
|
STCV | Information on status: appeal procedure |
Free format text: NOTICE OF APPEAL FILED |
|
STCV | Information on status: appeal procedure |
Free format text: APPEAL BRIEF (OR SUPPLEMENTAL BRIEF) ENTERED AND FORWARDED TO EXAMINER |
|
STCV | Information on status: appeal procedure |
Free format text: EXAMINER'S ANSWER TO APPEAL BRIEF MAILED |
|
STCV | Information on status: appeal procedure |
Free format text: ON APPEAL -- AWAITING DECISION BY THE BOARD OF APPEALS |
|
STCV | Information on status: appeal procedure |
Free format text: BOARD OF APPEALS DECISION RENDERED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION |