US20170236988A1 - Lighting emitting device with aligned-bonding - Google Patents
Lighting emitting device with aligned-bonding Download PDFInfo
- Publication number
- US20170236988A1 US20170236988A1 US15/484,896 US201715484896A US2017236988A1 US 20170236988 A1 US20170236988 A1 US 20170236988A1 US 201715484896 A US201715484896 A US 201715484896A US 2017236988 A1 US2017236988 A1 US 2017236988A1
- Authority
- US
- United States
- Prior art keywords
- light
- pattern
- emitting device
- substrate
- region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 claims abstract description 109
- 239000000758 substrate Substances 0.000 claims abstract description 85
- 238000002310 reflectometry Methods 0.000 claims abstract description 27
- 239000000463 material Substances 0.000 claims description 48
- 229910052751 metal Inorganic materials 0.000 claims description 11
- 239000002184 metal Substances 0.000 claims description 11
- 239000000853 adhesive Substances 0.000 claims description 4
- 230000001070 adhesive effect Effects 0.000 claims description 4
- 239000011810 insulating material Substances 0.000 claims 1
- 229910052782 aluminium Inorganic materials 0.000 description 10
- 238000004519 manufacturing process Methods 0.000 description 10
- 230000017525 heat dissipation Effects 0.000 description 8
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 6
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 6
- 229910052804 chromium Inorganic materials 0.000 description 6
- 229910052737 gold Inorganic materials 0.000 description 6
- 229910052738 indium Inorganic materials 0.000 description 6
- 229910052759 nickel Inorganic materials 0.000 description 6
- 229910052697 platinum Inorganic materials 0.000 description 6
- 229910052709 silver Inorganic materials 0.000 description 6
- 229910052718 tin Inorganic materials 0.000 description 6
- -1 PFCB Substances 0.000 description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 4
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 4
- 239000000919 ceramic Substances 0.000 description 4
- 239000002131 composite material Substances 0.000 description 4
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 description 4
- 238000013461 design Methods 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 4
- 229910010271 silicon carbide Inorganic materials 0.000 description 4
- 239000004925 Acrylic resin Substances 0.000 description 3
- 229920000178 Acrylic resin Polymers 0.000 description 3
- 229920000089 Cyclic olefin copolymer Polymers 0.000 description 3
- 239000004713 Cyclic olefin copolymer Substances 0.000 description 3
- 239000004593 Epoxy Substances 0.000 description 3
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 3
- 239000004697 Polyetherimide Substances 0.000 description 3
- 239000004642 Polyimide Substances 0.000 description 3
- 229910004205 SiNX Inorganic materials 0.000 description 3
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 3
- 229910052681 coesite Inorganic materials 0.000 description 3
- 229910052593 corundum Inorganic materials 0.000 description 3
- 229910052906 cristobalite Inorganic materials 0.000 description 3
- 239000003989 dielectric material Substances 0.000 description 3
- 229920002313 fluoropolymer Polymers 0.000 description 3
- 239000011521 glass Substances 0.000 description 3
- 239000012994 photoredox catalyst Substances 0.000 description 3
- 229920003229 poly(methyl methacrylate) Polymers 0.000 description 3
- 239000004417 polycarbonate Substances 0.000 description 3
- 229920001601 polyetherimide Polymers 0.000 description 3
- 229920000139 polyethylene terephthalate Polymers 0.000 description 3
- 239000005020 polyethylene terephthalate Substances 0.000 description 3
- 229920001721 polyimide Polymers 0.000 description 3
- 239000004926 polymethyl methacrylate Substances 0.000 description 3
- 229920001296 polysiloxane Polymers 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- 238000003892 spreading Methods 0.000 description 3
- 229910052682 stishovite Inorganic materials 0.000 description 3
- 229910052905 tridymite Inorganic materials 0.000 description 3
- 229910001845 yogo sapphire Inorganic materials 0.000 description 3
- 238000006243 chemical reaction Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- 230000002411 adverse Effects 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052755 nonmetal Inorganic materials 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/62—Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B65—CONVEYING; PACKING; STORING; HANDLING THIN OR FILAMENTARY MATERIAL
- B65G—TRANSPORT OR STORAGE DEVICES, e.g. CONVEYORS FOR LOADING OR TIPPING, SHOP CONVEYOR SYSTEMS OR PNEUMATIC TUBE CONVEYORS
- B65G47/00—Article or material-handling devices associated with conveyors; Methods employing such devices
- B65G47/22—Devices influencing the relative position or the attitude of articles during transit by conveyors
- B65G47/24—Devices influencing the relative position or the attitude of articles during transit by conveyors orientating the articles
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67092—Apparatus for mechanical treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/68—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for positioning, orientation or alignment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/68—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for positioning, orientation or alignment
- H01L21/681—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for positioning, orientation or alignment using optical controlling means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/20—Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
- H01L22/26—Acting in response to an ongoing measurement without interruption of processing, e.g. endpoint detection, in-situ thickness measurement
-
- H01L33/0079—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0093—Wafer bonding; Removal of the growth substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/26—Materials of the light emitting region
- H01L33/30—Materials of the light emitting region containing only elements of Group III and Group V of the Periodic Table
- H01L33/32—Materials of the light emitting region containing only elements of Group III and Group V of the Periodic Table containing nitrogen
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/44—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the coatings, e.g. passivation layer or anti-reflective coating
- H01L33/46—Reflective coating, e.g. dielectric Bragg reflector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/64—Heat extraction or cooling elements
- H01L33/641—Heat extraction or cooling elements characterized by the materials
Definitions
- the present application relates to a light-emitting device and the manufacturing method thereof.
- the semiconductor optoelectrical device has a great contribution in information transmission and energy conversion.
- the semiconductor optoelectrical device can be applied to fiber-optic communication, optical storage and military system.
- the semiconductor optoelectrical device can be classified as three categories according to energy conversion type: converting electrical energy to light, such as light-emitting diode and laser diode; converting light to electrical energy, such as optical detector; converting the radiation energy of light to electrical energy, such as solar cell.
- the growth substrate is very important to semiconductor optoelectrical devices.
- the semiconductor epitaxial layers of a semiconductor optoelectrical device are grown on the growth substrate, and the growth substrate also provides the supporting function to carry the semiconductor epitaxial layer. But, different semiconductor epitaxial layers need different growth substrates. In order to form the semiconductor epitaxial layer with high quality, it is important to choose a suitable growth substrate.
- GaAs substrate is generally selected as the growth substrate because the lattice constant of GaAs substrate is close to that of the semiconductor epitaxial layer though GaAs is opaque and has low heat dissipation, which is adverse to the ultra-bright light-emitting diode which requires good heat dissipation.
- Such kind of growth substrate with low heat dissipation ability would cause the light-emitting efficiency to decline dramatically.
- the substrate transfer technology is developed. Namely, the semiconductor epitaxial layer is firstly formed on the growth substrate, and then the semiconductor epitaxial layer is bonded to the carrier substrate for further processing.
- the known ultra-bright light-emitting diode is produced by wafer to wafer bonding.
- the bonding layer which is composed of metal or non-metal material, is used to bond the semiconductor epitaxial layer and the heat-dissipation substrate together.
- the bonding layer of a single material would limit the flexibility of light-emitting diode design and the following wafer level package.
- a light-emitting device comprises a semiconductor light-emitting stack comprising a first connecting layer; and a substrate under the semiconductor light-emitting stack, wherein the substrate comprises a second connecting layer connecting the first connecting layer; wherein the first connecting layer comprises a first region, a first pattern, and a first connecting surface; wherein a difference of a reflectivity between the first pattern and the first region is larger than 20%; wherein the second connecting layer comprises a second region and a side of the first pattern fully contact the second region.
- FIG. 1 schematically shows an aligned-bonding light-emitting device in accordance with the first embodiment of the present application
- FIGS. 2A and 2B show an aligned-bonding light-emitting device 200 in accordance with the second embodiment of the present application
- FIG. 3 shows an aligned-bonding light-emitting device in accordance with the third embodiment of the present application
- FIG. 4 shows an aligned-bonding light-emitting device in according with the fourth embodiment of the present application
- FIG. 5 shows an aligned-bonding light-emitting device in accordance with the fifth embodiment of the present application
- FIGS. 6A to 6D show the method of manufacturing an aligned-bonding light-emitting device in according with the sixth embodiment of the present application
- FIGS. 7A to 7B show the method of manufacturing an aligned-bonding light-emitting device in according with the seventh embodiment of the present application
- FIG. 8 shows an alignment bonding equipment for manufacturing an aligned-bonding light-emitting device in according with the eighth embodiment of the present application
- FIG. 9 shows a method of manufacturing an aligned-bonding light-emitting device by use of the alignment bonding equipment shown in FIG. 8 in according with the ninth embodiment of the present application.
- FIG. 1 schematically shows an aligned-bonding light-emitting device 100 in accordance with the first embodiment of the present application.
- a semiconductor light-emitting stacked layer 2 comprises a first semiconductor layer 21 , an active layer 22 , and a second semiconductor layer 23 .
- the first semiconductor layer 21 is composed of p-type semiconductor material
- the second semiconductor layer 23 is composed of n-type semiconductor material.
- the first semiconductor layer 21 is composed of n-type semiconductor material
- the second semiconductor layer 23 is composed of p-type semiconductor material.
- the active layer 22 which is between the first semiconductor layer 21 and the second semiconductor layer 23 , can be composed of intrinsic semiconductor material.
- the active layer 22 can emit a light.
- the active layer 22 is composed of Al a Ga b In 1-a-b P
- the active layer 22 can emit a red, orange, or yellow light.
- the active layer 22 is composed of Al c Ga d In 1-c-d N
- the active layer 22 can emit a blue or green light.
- the semiconductor light-emitting stacked layer 2 further comprises a first connecting layer 4 .
- the first connecting layer 4 comprises a first alignment pattern 10 , a first non-alignment region 11 and a first connecting surface 32 for aligned-bonding with a substrate 8 , wherein the difference of the reflectivities between the first alignment pattern 10 and the first non-alignment region 11 is at least larger than 20%.
- the first alignment pattern 10 is composed of the material with the reflectivity larger than 50%
- the first non-alignment region 11 is composed of the material with the reflectivity smaller than 30%.
- the material with the reflectivity larger than 50% comprises metal, such as Ag, Au, Al, In, Sn, Cr, Ni, Pt or the combination thereof.
- the material with the reflectivity smaller than 30% comprises organic adhesive material, such as polyimide, BCB, PFCB, epoxy, acrylic resin, COC, PMMA, PET, PC, polyetherimide, fluorocarbon polymer and silicone; oxide material, such as glass, Al 2 O 3 , SiO 2 , TiO 2 , SOG, ITO, MgO, InO, SnO, CTO, ATO, AZO, ZTO and ZnO, or other dielectric material, such as SiN x .
- organic adhesive material such as polyimide, BCB, PFCB, epoxy, acrylic resin, COC, PMMA, PET, PC, polyetherimide, fluorocarbon polymer and silicone
- oxide material such as glass, Al 2 O 3 , SiO 2 , TiO 2 , SOG, ITO, MgO, InO, SnO, CTO, ATO, AZO, ZTO and ZnO, or other dielectric material, such as SiN x .
- the substrate 8 is excellent in heat dissipation.
- the material of the substrate 8 comprises ceramic substrate, silicon substrate, silicon carbide substrate, anodic aluminum substrate, aluminum nitride substrate or composite material substrate.
- the substrate 8 comprises a second connecting layer 6 thereon.
- the second connecting layer 6 comprises a second alignment pattern 12 , a second non-alignment region 13 , and a second connecting surface 34 for aligned-bonding with the semiconductor light-emitting stacked layer 2 , wherein the difference of the reflectivities between the second alignment pattern 12 and the second non-alignment region 13 is at least larger than 20%.
- the second alignment pattern 12 is composed of the material with the reflectivity larger than 50%
- the second non-alignment region 13 is composed of the material with the reflectivity smaller than 30%.
- the material with the reflectivity larger than 50% comprises metal such as Ag, Au, Al, In, Sn, Cr, Ni, Pt or the combination thereof.
- the material with the reflectivity smaller than 30% comprises organic adhesive material, such as polyimide, BCB, PFCB, epoxy, acrylic resin, COC, PMMA, PET, PC, polyetherimide, fluorocarbon polymer and silicone; oxide material, such as glass, Al 2 O 3 , SiO 2 , TiO 2 , SOG, ITO, InO, MgO, SnO, CTO, ATO, AZO, ZTO and ZnO, or other dielectric material, such as SiN x .
- the first alignment pattern 10 is corresponding to the second alignment pattern 12 .
- the first alignment pattern 10 and the second alignment pattern 12 are overlapped. Specifically, if a first virtual vertical axis 101 passing through the center of the first alignment pattern 10 and a second virtual vertical axis 121 passing through the center of the second alignment pattern 12 have an offset distance 14 between thereof, the offset distance 14 is smaller than 20 ⁇ m.
- FIGS. 2A and 2B show an aligned-bonding light-emitting device 200 in accordance with the second embodiment of the present application.
- the difference between the aligned-bonding light-emitting device 200 and the aligned-bonding light-emitting device 100 disclosed in the first embodiment is the way the first alignment pattern 10 corresponds to the second alignment pattern 12 .
- the first alignment pattern 10 and the second alignment pattern 12 form a third pattern 15 , which can be seen as the top view of AA′ in FIG. 2B .
- FIG. 3 shows an aligned-bonding light-emitting device 300 in accordance with the third embodiment of the present application.
- a semiconductor light-emitting stacked layer 2 comprises a first semiconductor layer 21 , an active layer 22 , and a second semiconductor layer 23 .
- the first semiconductor layer 21 is composed of p-type semiconductor material
- the second semiconductor layer 23 is composed of n-type semiconductor material.
- the first semiconductor layer 21 is composed of n-type semiconductor material
- the second semiconductor layer 23 is composed of p-type semiconductor material.
- the active layer 22 which is between the first semiconductor layer 21 and the second semiconductor layer 23 , can be composed of intrinsic semiconductor material.
- the active layer 22 can emit a light.
- the active layer 22 is composed of Al a Ga b In 1-a-b P, the active layer 22 is able to emit a red, orange, or yellow light.
- the active layer 22 is composed of Al c Ga d In 1-c-d N, the active layer 22 can emit a blue or green light.
- the semiconductor light-emitting stacked layer 2 further comprises a first connecting surface 32 .
- the first connecting surface 32 comprises a plurality of first cavities 20 and a plurality of first alignment patterns 10 .
- the plurality of first cavities 20 can avoid directly contacting a substrate 8 thereunder so the metallic units do not electrically contact the substrate 8 and/or is for design consideration of the electrical current spreading routes, while the opening of the plurality of first cavities 20 faces the substrate 8 thereunder.
- the plurality of first alignment patterns 10 is on a region of the first connection surface 32 where no first cavity 20 is disposed on.
- the plurality of first alignment patterns 10 is composed of the material with the reflectivity 20% larger than that of the second semiconductor layer 23 and comprises metal, such as Ag, Au, Al, In, Sn, Cr, Ni, Pt, or the combination thereof.
- the substrate 8 is excellent for heat dissipation.
- the material of the substrate 8 comprises ceramic substrate, silicon substrate, silicon carbide substrate, anodic aluminum substrate, aluminum nitride substrate, or composite material substrate.
- the substrate 8 comprises a second connecting layer 6 thereon.
- the second connecting layer 6 comprises a second alignment pattern 12 , a second non-alignment region 13 , and a second connecting surface 34 for aligned-bonding with the semiconductor light-emitting stacked layer 2 , wherein the difference of the reflectivities between the second alignment pattern 8 and the second non-alignment region 13 is at least larger than 20%.
- the second alignment pattern 12 is composed of the material with the reflectivity larger than 50%
- the second non-alignment region 13 is composed of the material with the reflectivity smaller than 30%.
- the material with the reflectivity larger than 50% comprises metal, such as Ag, Au, Al, In, Sn, Cr, Ni, Pt or the combination thereof.
- the material with the reflectivity smaller than 30% comprises organic adhesive material, such as polyimide, BCB, PFCB, epoxy, acrylic resin, COC, PMMA, PET, PC, polyetherimide, fluorocarbon polymer and silicone; oxide material, such as glass, Al 2 O 3 , SiO 2 , TiO 2 , SOG, ITO, InO, MgO, SnO, CTO, ATO, AZO, ZTO and ZnO, or other dielectric material, such as SiN x .
- the first alignment pattern 10 is corresponding to the second alignment pattern 12 .
- the first alignment pattern 10 and the second alignment pattern 12 are overlapped. Specifically, if a first virtual vertical axis 101 passing through the center of the first alignment pattern 10 and a second virtual vertical axis 121 passing through the center of the second alignment pattern 12 have an offset distance 14 between thereof, the offset distance 14 is smaller than 20 ⁇ m.
- FIG. 4 shows an aligned-bonding light-emitting device 400 in accordance with the fourth embodiment of the present application.
- a semiconductor light-emitting stacked layer 2 comprises a first semiconductor layer 21 , an active layer 22 , and a second semiconductor layer 23 .
- the first semiconductor layer 21 is composed of p-type semiconductor material
- the second semiconductor layer 23 is composed of n-type semiconductor material.
- the first semiconductor layer 21 is composed of n-type semiconductor material
- the second semiconductor layer 23 is composed of p-type semiconductor material.
- the active layer 22 which is between the first semiconductor layer 21 and the second semiconductor layer 23 , can be composed of intrinsic semiconductor material.
- the active layer 22 can emit a light.
- the active layer 22 is composed of Al a Ga b In 1-a-b P
- the active layer 22 can emit a red, orange, or yellow light.
- the active layer 22 is composed of Al c Ga d In 1-c-d N
- the active layer 22 can emit a blue or green light.
- the semiconductor light-emitting stacked layer 2 further comprises a first connecting surface 32 .
- the first connecting surface 32 comprises a plurality of first cavities 20 and a plurality of first alignment patterns 10 .
- the plurality of first cavities 20 can avoid directly contacting a substrate 8 thereunder so the metallic units do not electrically contact the substrate 8 and/or is for design consideration of the electrical current spreading routes, while the opening of the plurality of first cavities 20 faces the substrate 8 thereunder.
- the plurality of first alignment patterns 10 is on a region of the first connecting surface 32 where no first cavity 20 is disposed on.
- the plurality of first alignment patterns 10 is composed of the material with the reflectivity 20% larger than that of the second semiconductor layer 23 and comprises metal, such as Ag, Au, Al, In, Sn, Cr, Ni, Pt or the combination thereof.
- the substrate 8 is excellent for heat dissipation.
- the material of the substrate 8 comprises ceramic substrate, silicon substrate, silicon carbide substrate, anodic aluminum substrate, aluminum nitride substrate or composite material substrate.
- the substrate 8 comprises a second connecting surface 34 .
- the second connecting surface 34 comprises a plurality of second cavities 24 and a plurality of second alignment patterns 12 .
- the plurality of second cavities 24 can avoid directly contacting the semiconductor light-emitting stacked layer 2 thereon so the metallic units do not electrically contact the semiconductor light-emitting stacked layer 2 and/or is for design consideration of the electrical current spreading routes, while the opening of the plurality of second cavities 24 faces the semiconductor light-emitting stacked layer thereon.
- the plurality of second alignment patterns 12 is on a region of the second connecting surface 34 where no second cavity 24 is disposed on.
- the plurality of second alignment patterns 12 is composed of the material with the reflectivity 20% larger than that of the substrate 8 , comprising metal, such as Ag, Au, Al, In, Sn, Cr, Ni, Pt or the combination thereof.
- the first alignment pattern 10 is corresponding to the second alignment pattern 12 .
- the first alignment pattern 10 and the second alignment pattern 12 are overlapped. Specifically, if a first virtual vertical axis 101 passing through the center of the first alignment pattern 10 and a second virtual vertical axis 121 passing through the center of the second alignment pattern 12 have an offset distance 14 between thereof, the offset distance 14 is smaller than 20 ⁇ m.
- FIG. 5 shows an aligned-bonding light-emitting device 500 in accordance with the fifth embodiment of the present application.
- the difference between the fifth embodiment and the fourth embodiment is that the plurality of first alignment patterns 10 is in a part of the plurality of first cavities 20 to avoid contacting the substrate 8 thereunder, and the plurality of second alignment patterns 12 is in a part of the plurality of second cavities 24 to avoid contacting the semiconductor light-emitting stacked layer 2 thereon.
- FIGS. 6A to 6D show the method of manufacturing an aligned-bonding light-emitting device in accordance with the sixth embodiment of the present application.
- FIG. 6A schematically shows that a chamber 58 and a semiconductor light-emitting stacked layer 2 is located and fixed on an upper carrier 50 in the chamber 58 .
- the semiconductor light-emitting stacked layer 2 is fixed on the upper carrier 50 so the position of the semiconductor light-emitting stacked layer 2 can be controlled.
- the semiconductor light-emitting stacked layer 2 comprises a first semiconductor layer 21 , an active layer 22 , and a second semiconductor layer 23 .
- the first semiconductor layer 21 is composed of p-type semiconductor material
- the second semiconductor layer 23 is composed of n-type semiconductor material.
- the second semiconductor layer 23 is composed of p-type semiconductor material.
- the active layer 22 which is between the first semiconductor layer 21 and the second semiconductor layer 23 , can be composed of intrinsic semiconductor material.
- the active layer 22 can emit a light.
- the active layer 22 is composed of Al a Ga b In 1-a-b P
- the active layer 22 can emit a red, orange or yellow light.
- the active layer 22 is composed of Al c Ga d In 1-c-d N
- the active layer 22 can emit a blue or green light.
- the semiconductor light-emitting stacked layer 2 further comprises a first connecting layer 4 .
- the first connecting layer 4 comprises a first alignment pattern 10 , a first non-alignment region 11 , and a first connecting surface 32 for aligned-bonding with a substrate 8 , wherein the difference of the reflectivities between the first alignment pattern 10 and the first non-alignment region 11 is at least larger than 20%.
- the substrate 8 has excellent heat dissipation ability and is located and fixed on a lower carrier 52 so the position of the substrate 8 is able to be controlled.
- the material of the substrate 8 comprises ceramic substrate, silicon substrate, silicon carbide substrate, anodic aluminum substrate, aluminum nitride substrate or composite material substrate.
- the substrate 8 comprises a second connecting layer 6 thereon.
- the second connecting layer 6 comprises a second alignment pattern 12 , a second non-alignment region 13 and a second connecting surface 34 for aligned-bonding with the semiconductor light-emitting stacked layer 2 , wherein the difference of the reflectivities between the second alignment pattern 12 and the second non-alignment region 13 is at least larger than 20%.
- a first virtual vertical axis 101 passing through the center of the first alignment pattern 10 and a second virtual vertical axis 121 passing through the center of the second alignment pattern 12 comprise an offset distance 14 between thereof.
- FIG. 6B schematically shows that an image deriving unit 40 is provided between the semiconductor light-emitting stacked layer 2 and the substrate 8 .
- the image deriving unit 40 comprises an upper image deriving unit 42 and a lower image deriving unit 44 .
- the upper image deriving unit 42 is operable for deriving the image of the first alignment pattern 10
- the lower image deriving unit 44 is operable for deriving the image of the second alignment pattern 12
- the upper image deriving unit 42 and the lower image deriving unit 44 use CCD or COMS to derive image.
- the image of the first alignment pattern 10 and the image of the second alignment pattern 12 are transferred to a controller 46 by an image transferring device 48 .
- the controller 46 compares the image of the first alignment pattern 10 and the image of the second alignment pattern 12 . And, at the same time, the controller 46 drives the upper carrier 50 and the lower carrier 52 by a control signal transferring device 54 and a control signal transferring device 56 respectively to linearly move or rotate the semiconductor light-emitting stacked layer 2 and the substrate 8 respectively.
- the controller 46 detects that the first alignment pattern 10 and the second alignment pattern 12 are aligned to each other, the controller 46 is going to stop driving the upper carrier 50 and the lower carrier 52 , and move the image deriving unit 40 out of the chamber 58 , as FIG. 6C shows.
- the offset distance 14 between the first virtual vertical axis 101 and the second virtual vertical axis 121 is smaller than 20 ⁇ m.
- FIG. 6D schematically shows that the image deriving unit 40 is moved away from the chamber 58 and the chamber 58 is vacuumed, wherein the air pressure of the chamber 58 is near 0 kgf/cm 2 . Then, the chamber 58 is heated to at least over 200° C. A bonding force is provided to the semiconductor light-emitting stacked layer 2 and the substrate 8 , wherein the bonding force is not over 1164 Kg/cm 2 , to make the first connecting layer 4 be adhered with the second connecting layer 6 .
- FIGS. 7A to 7B show the method of manufacturing an aligned-bonding light-emitting device in accordance with the seventh embodiment of the present application.
- the image deriving unit 40 comprises a first image deriving unit 41 and a second image deriving unit 43 , wherein the first image deriving unit 41 and the second image deriving unit 43 are capable of catching the images of different regions of the first alignment pattern 10 of a first wafer 71 and the second alignment pattern 12 of a second wafer 72 at the same time so the time needed for aligning the first alignment pattern 10 and the second alignment pattern 12 can be shortened.
- Each of the first wafer 71 and the second wafer 72 can be a substrate or a semiconductor light-emitting stacked layer.
- FIG. 7B shows, after the first alignment pattern 10 and the second alignment pattern 12 being aligned to each other, the first image deriving unit 41 and the second image deriving unit 43 are moved out of the chamber 58 and disposed on the different places.
- FIG. 8 shows an alignment bonding equipment 800 for manufacturing an aligned-bonding light-emitting device in accordance with the eighth embodiment of the present application.
- the alignment bonding equipment 800 comprises an upper carrier 50 for carrying a first wafer with a first alignment pattern, a lower carrier 52 under the upper carrier 50 for carrying a second wafer with a second alignment pattern, an angular alignment device 51 connecting with the upper carrier 50 via an angular alignment connector 511 , a linear alignment device 531 connecting with the lower carrier 52 via an linear alignment connector 532 , an up-down device 535 connecting to the linear alignment device 531 , a first image deriving unit 41 connecting with a first movement device 411 for catching the images of the first alignment pattern and the second alignment pattern, a second image deriving unit 43 connecting with a second movement device 431 for catching the images of the first alignment pattern and the second alignment pattern, an upper chamber 581 enclosing the upper carrier 50 , a lower chamber 582 enclosing the lower carrier 52 , a
- the angular alignment device 51 is controlled by the controller 46 to rotate the upper carrier 50 via the angular alignment connector 511 for adjusting the angle 512 of the first wafer 71 relative to the second wafer 72 .
- the angular alignment device 51 can be a Direct Drive Motor.
- the linear alignment device 531 is controlled by the controller 46 for linearly moving the lower carrier 52 to adjust the horizontal position of the second wafer 72 relative to the first wafer 71 .
- the up-down device 535 is controlled by the controller 46 for raising or lowering the linear alignment device 531 , linear alignment connector 532 , the lower carrier 52 , and the second wafer 72 , and for adjusting the bonding force between the first wafer 71 and the second wafer 72 .
- the up-down device 535 comprises an up-down cylinder 533 and an up-down linking structure 534 .
- the up-down cylinder 533 is controlled by the controller 46 to provide a certain power, and the up-down linking structure 534 can transfer the certain power to raise or lower the linear alignment device 531 , linear alignment connector 532 , the lower carrier 52 , and the second wafer 72 , or to adjust the bonding force between the first wafer 71 and the second wafer 72 .
- the bonding force between the first wafer 71 and the second wafer 72 is smaller than 1164 kg/cm 2 .
- the first movement device 411 and the second movement device 431 are controlled by controller 46 to move the first image deriving unit 41 and the second image deriving unit 43 respectively to the specific positions.
- the first image deriving unit 41 and the second image deriving unit 43 are operable for deriving the images of the first alignment pattern of the first wafer 71 and the second alignment pattern of the second wafer 72 .
- the upper chamber 581 is fixed between the upper carrier 50 and the angular alignment device 51 .
- the lower chamber 582 between the lower carrier 52 and the linear alignment device 531 , connects with the chamber-lift device 583 controlled by the controller 46 to raise or lower the lower chamber 582 .
- the lower chamber 582 can be raised by the chamber-lift device 583 to form a sealed chamber with the upper chamber 581 .
- the first wafer 71 and the second wafer 72 are in the sealed chamber, and then the sealed chamber is vacuumed, wherein the air pressure of the sealed chamber is near 0 kgf/cm 2 .
- the first wafer 71 and the second wafer 72 can be bonded in a vacuum environment.
- FIG. 9 shows a method of manufacturing an aligned-bonding light-emitting device by use of the alignment bonding equipment 800 shown in FIG. 8 .
- the first step 901 is disposing a first wafer 71 and a second wafer 72 on an upper carrier 50 and a lower carrier 52 respectively.
- a first image deriving unit 41 and a second image deriving unit 43 are located in the original position.
- the image deriving unit 41 and the second image deriving unit 43 are moved to catch the images of a first alignment pattern on the first wafer 71 and a second alignment pattern on the second wafer 72 .
- the fourth step 904 is that an angular alignment device 51 rotates the upper carrier 50 , and a linear alignment device 531 linearly moves the lower carrier 52 to align the first alignment pattern and the second alignment pattern.
- the fifth step 905 is moving the first image deriving unit 41 and the second image deriving unit 43 to the original position.
- the sixth step 906 is raising the lower carrier 52 to make the first wafer 71 contacting the second wafer 72 and to provide a bonding force between the first wafer 71 and the second wafer 72 .
- the lower chamber 582 is raised to form a sealed chamber with the upper chamber 581 .
- the sealed chamber is vacuumed.
- the bonding force between the first wafer 71 and the second wafer 72 is adjusted, for example, to be smaller than 1164 Kg/cm 2 .
- the tenth step 910 is heating the first wafer 71 and the second wafer 72 over 200° C. to form a bonded wafer.
- the eleventh step 911 the first wafer 71 and the second wafer 72 are cooled down.
- the twelfth step 912 is lowering the lower carrier and the lower chamber for taking the bonded wafer out.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Mechanical Engineering (AREA)
- Led Device Packages (AREA)
Abstract
A light-emitting device comprises a semiconductor light-emitting stack comprising a first connecting layer; and a substrate under the semiconductor light-emitting stack, wherein the substrate comprises a second connecting layer connecting the first connecting layer; wherein the first connecting layer comprises a first region, a first pattern, and a first connecting surface; wherein a difference of a reflectivity between the first pattern and the first region is larger than 20%; wherein the second connecting layer comprises a second region and a side of the first pattern fully contact the second region.
Description
- This application is a continuation application of U.S. patent application Ser. No. 15/007,687, which is a continuation application of U.S. patent application Ser. No. 13/784,291, now issued as U.S. Pat. No. 9,269,859, which claims the right of priority based on TW application Serial No. 101107404, filed on Mar. 5, 2012, and the content of which are hereby incorporated by reference in their entireties.
- The present application relates to a light-emitting device and the manufacturing method thereof.
- As the technology develops, the semiconductor optoelectrical device has a great contribution in information transmission and energy conversion. For example, the semiconductor optoelectrical device can be applied to fiber-optic communication, optical storage and military system. Generally, the semiconductor optoelectrical device can be classified as three categories according to energy conversion type: converting electrical energy to light, such as light-emitting diode and laser diode; converting light to electrical energy, such as optical detector; converting the radiation energy of light to electrical energy, such as solar cell.
- The growth substrate is very important to semiconductor optoelectrical devices. The semiconductor epitaxial layers of a semiconductor optoelectrical device are grown on the growth substrate, and the growth substrate also provides the supporting function to carry the semiconductor epitaxial layer. But, different semiconductor epitaxial layers need different growth substrates. In order to form the semiconductor epitaxial layer with high quality, it is important to choose a suitable growth substrate.
- However, sometimes a good growth substrate is not a suitable carrier substrate for carrying the semiconductor epitaxial layer. Taking the light-emitting diode as an example, in the manufacturing processes of the red light diode, in order to form a better semiconductor epitaxial layer, GaAs substrate is generally selected as the growth substrate because the lattice constant of GaAs substrate is close to that of the semiconductor epitaxial layer though GaAs is opaque and has low heat dissipation, which is adverse to the ultra-bright light-emitting diode which requires good heat dissipation. Such kind of growth substrate with low heat dissipation ability would cause the light-emitting efficiency to decline dramatically.
- In order to satisfy the different requirement of the growth substrate and the carrier substrate of semiconductor optoelectrical devices, the substrate transfer technology is developed. Namely, the semiconductor epitaxial layer is firstly formed on the growth substrate, and then the semiconductor epitaxial layer is bonded to the carrier substrate for further processing.
- The known ultra-bright light-emitting diode is produced by wafer to wafer bonding. The bonding layer, which is composed of metal or non-metal material, is used to bond the semiconductor epitaxial layer and the heat-dissipation substrate together. However, the bonding layer of a single material would limit the flexibility of light-emitting diode design and the following wafer level package.
- A light-emitting device comprises a semiconductor light-emitting stack comprising a first connecting layer; and a substrate under the semiconductor light-emitting stack, wherein the substrate comprises a second connecting layer connecting the first connecting layer; wherein the first connecting layer comprises a first region, a first pattern, and a first connecting surface; wherein a difference of a reflectivity between the first pattern and the first region is larger than 20%; wherein the second connecting layer comprises a second region and a side of the first pattern fully contact the second region.
-
FIG. 1 schematically shows an aligned-bonding light-emitting device in accordance with the first embodiment of the present application; -
FIGS. 2A and 2B show an aligned-bonding light-emitting device 200 in accordance with the second embodiment of the present application; -
FIG. 3 shows an aligned-bonding light-emitting device in accordance with the third embodiment of the present application; -
FIG. 4 shows an aligned-bonding light-emitting device in according with the fourth embodiment of the present application; -
FIG. 5 shows an aligned-bonding light-emitting device in accordance with the fifth embodiment of the present application; -
FIGS. 6A to 6D show the method of manufacturing an aligned-bonding light-emitting device in according with the sixth embodiment of the present application; -
FIGS. 7A to 7B show the method of manufacturing an aligned-bonding light-emitting device in according with the seventh embodiment of the present application; -
FIG. 8 shows an alignment bonding equipment for manufacturing an aligned-bonding light-emitting device in according with the eighth embodiment of the present application; -
FIG. 9 shows a method of manufacturing an aligned-bonding light-emitting device by use of the alignment bonding equipment shown inFIG. 8 in according with the ninth embodiment of the present application. - Exemplary embodiments of the present application will be described in detail with reference to the accompanying drawings hereafter. The following embodiments are given by way of illustration to help those skilled in the art fully understand the spirit of the present application. Hence, it should be noted that the present application is not limited to the embodiments herein and can be realized by various forms. Further, the drawings are not in precise scale and components may be exaggerated in view of width, height, length, etc. Herein, the similar or identical reference numerals will denote the similar or identical components throughout the drawings.
-
FIG. 1 schematically shows an aligned-bonding light-emitting device 100 in accordance with the first embodiment of the present application. In the first embodiment, a semiconductor light-emitting stackedlayer 2 comprises afirst semiconductor layer 21, anactive layer 22, and asecond semiconductor layer 23. When thefirst semiconductor layer 21 is composed of p-type semiconductor material, thesecond semiconductor layer 23 is composed of n-type semiconductor material. Conversely, when thefirst semiconductor layer 21 is composed of n-type semiconductor material, thesecond semiconductor layer 23 is composed of p-type semiconductor material. Theactive layer 22, which is between thefirst semiconductor layer 21 and thesecond semiconductor layer 23, can be composed of intrinsic semiconductor material. When an electrical current flows through semiconductor light-emitting stackedlayer 2, theactive layer 22 can emit a light. When theactive layer 22 is composed of AlaGabIn1-a-bP, theactive layer 22 can emit a red, orange, or yellow light. When theactive layer 22 is composed of AlcGadIn1-c-dN, theactive layer 22 can emit a blue or green light. - The semiconductor light-emitting stacked
layer 2 further comprises a first connectinglayer 4. The first connectinglayer 4 comprises afirst alignment pattern 10, a firstnon-alignment region 11 and a first connectingsurface 32 for aligned-bonding with asubstrate 8, wherein the difference of the reflectivities between thefirst alignment pattern 10 and the firstnon-alignment region 11 is at least larger than 20%. When thefirst alignment pattern 10 is composed of the material with the reflectivity larger than 50%, the firstnon-alignment region 11 is composed of the material with the reflectivity smaller than 30%. The material with the reflectivity larger than 50% comprises metal, such as Ag, Au, Al, In, Sn, Cr, Ni, Pt or the combination thereof. The material with the reflectivity smaller than 30% comprises organic adhesive material, such as polyimide, BCB, PFCB, epoxy, acrylic resin, COC, PMMA, PET, PC, polyetherimide, fluorocarbon polymer and silicone; oxide material, such as glass, Al2O3, SiO2, TiO2, SOG, ITO, MgO, InO, SnO, CTO, ATO, AZO, ZTO and ZnO, or other dielectric material, such as SiNx. - The
substrate 8 is excellent in heat dissipation. The material of thesubstrate 8 comprises ceramic substrate, silicon substrate, silicon carbide substrate, anodic aluminum substrate, aluminum nitride substrate or composite material substrate. Thesubstrate 8 comprises a second connectinglayer 6 thereon. The second connectinglayer 6 comprises asecond alignment pattern 12, a secondnon-alignment region 13, and a second connectingsurface 34 for aligned-bonding with the semiconductor light-emitting stackedlayer 2, wherein the difference of the reflectivities between thesecond alignment pattern 12 and the secondnon-alignment region 13 is at least larger than 20%. When thesecond alignment pattern 12 is composed of the material with the reflectivity larger than 50%, the secondnon-alignment region 13 is composed of the material with the reflectivity smaller than 30%. The material with the reflectivity larger than 50% comprises metal such as Ag, Au, Al, In, Sn, Cr, Ni, Pt or the combination thereof. The material with the reflectivity smaller than 30% comprises organic adhesive material, such as polyimide, BCB, PFCB, epoxy, acrylic resin, COC, PMMA, PET, PC, polyetherimide, fluorocarbon polymer and silicone; oxide material, such as glass, Al2O3, SiO2, TiO2, SOG, ITO, InO, MgO, SnO, CTO, ATO, AZO, ZTO and ZnO, or other dielectric material, such as SiNx. By aligning and bonding the second connectinglayer 6 and the first connectinglayer 4, thesubstrate 8 and the semiconductor light-emittingstacked layer 2 form an aligned-bonding light-emittingdevice 100. - In the aligned-bonding light-emitting
device 100, thefirst alignment pattern 10 is corresponding to thesecond alignment pattern 12. In the first embodiment, thefirst alignment pattern 10 and thesecond alignment pattern 12 are overlapped. Specifically, if a first virtualvertical axis 101 passing through the center of thefirst alignment pattern 10 and a second virtualvertical axis 121 passing through the center of thesecond alignment pattern 12 have an offsetdistance 14 between thereof, the offsetdistance 14 is smaller than 20 μm. -
FIGS. 2A and 2B show an aligned-bonding light-emittingdevice 200 in accordance with the second embodiment of the present application. AsFIG. 2A shows, the difference between the aligned-bonding light-emittingdevice 200 and the aligned-bonding light-emittingdevice 100 disclosed in the first embodiment is the way thefirst alignment pattern 10 corresponds to thesecond alignment pattern 12. In the second embodiment, thefirst alignment pattern 10 and thesecond alignment pattern 12 form athird pattern 15, which can be seen as the top view of AA′ inFIG. 2B . -
FIG. 3 shows an aligned-bonding light-emittingdevice 300 in accordance with the third embodiment of the present application. In the third embodiment, a semiconductor light-emittingstacked layer 2 comprises afirst semiconductor layer 21, anactive layer 22, and asecond semiconductor layer 23. When thefirst semiconductor layer 21 is composed of p-type semiconductor material, thesecond semiconductor layer 23 is composed of n-type semiconductor material. Conversely, when thefirst semiconductor layer 21 is composed of n-type semiconductor material, thesecond semiconductor layer 23 is composed of p-type semiconductor material. Theactive layer 22, which is between thefirst semiconductor layer 21 and thesecond semiconductor layer 23, can be composed of intrinsic semiconductor material. When an electrical current flows through semiconductor light-emittingstacked layer 2, theactive layer 22 can emit a light. When theactive layer 22 is composed of AlaGabIn1-a-bP, theactive layer 22 is able to emit a red, orange, or yellow light. When theactive layer 22 is composed of AlcGadIn1-c-dN, theactive layer 22 can emit a blue or green light. - The semiconductor light-emitting
stacked layer 2 further comprises a first connectingsurface 32. The first connectingsurface 32 comprises a plurality offirst cavities 20 and a plurality offirst alignment patterns 10. The plurality offirst cavities 20 can avoid directly contacting asubstrate 8 thereunder so the metallic units do not electrically contact thesubstrate 8 and/or is for design consideration of the electrical current spreading routes, while the opening of the plurality offirst cavities 20 faces thesubstrate 8 thereunder. The plurality offirst alignment patterns 10 is on a region of thefirst connection surface 32 where nofirst cavity 20 is disposed on. The plurality offirst alignment patterns 10 is composed of the material with thereflectivity 20% larger than that of thesecond semiconductor layer 23 and comprises metal, such as Ag, Au, Al, In, Sn, Cr, Ni, Pt, or the combination thereof. - The
substrate 8 is excellent for heat dissipation. The material of thesubstrate 8 comprises ceramic substrate, silicon substrate, silicon carbide substrate, anodic aluminum substrate, aluminum nitride substrate, or composite material substrate. Thesubstrate 8 comprises a second connectinglayer 6 thereon. The second connectinglayer 6 comprises asecond alignment pattern 12, a secondnon-alignment region 13, and a second connectingsurface 34 for aligned-bonding with the semiconductor light-emittingstacked layer 2, wherein the difference of the reflectivities between thesecond alignment pattern 8 and the secondnon-alignment region 13 is at least larger than 20%. When thesecond alignment pattern 12 is composed of the material with the reflectivity larger than 50%, the secondnon-alignment region 13 is composed of the material with the reflectivity smaller than 30%. The material with the reflectivity larger than 50% comprises metal, such as Ag, Au, Al, In, Sn, Cr, Ni, Pt or the combination thereof. The material with the reflectivity smaller than 30% comprises organic adhesive material, such as polyimide, BCB, PFCB, epoxy, acrylic resin, COC, PMMA, PET, PC, polyetherimide, fluorocarbon polymer and silicone; oxide material, such as glass, Al2O3, SiO2, TiO2, SOG, ITO, InO, MgO, SnO, CTO, ATO, AZO, ZTO and ZnO, or other dielectric material, such as SiNx. By aligning and bonding the first connectingsurface 32 and the second connectingsurface 34, thesubstrate 8 and the semiconductor light-emittingstacked layer 2 are formed to be an aligned-bonding light-emittingdevice 300. - In the aligned-bonding light-emitting
device 300, thefirst alignment pattern 10 is corresponding to thesecond alignment pattern 12. In the third embodiment, thefirst alignment pattern 10 and thesecond alignment pattern 12 are overlapped. Specifically, if a first virtualvertical axis 101 passing through the center of thefirst alignment pattern 10 and a second virtualvertical axis 121 passing through the center of thesecond alignment pattern 12 have an offsetdistance 14 between thereof, the offsetdistance 14 is smaller than 20 μm. -
FIG. 4 shows an aligned-bonding light-emittingdevice 400 in accordance with the fourth embodiment of the present application. In the fourth embodiment, a semiconductor light-emittingstacked layer 2 comprises afirst semiconductor layer 21, anactive layer 22, and asecond semiconductor layer 23. When thefirst semiconductor layer 21 is composed of p-type semiconductor material, thesecond semiconductor layer 23 is composed of n-type semiconductor material. Conversely, when thefirst semiconductor layer 21 is composed of n-type semiconductor material, thesecond semiconductor layer 23 is composed of p-type semiconductor material. Theactive layer 22, which is between thefirst semiconductor layer 21 and thesecond semiconductor layer 23, can be composed of intrinsic semiconductor material. When an electrical current flows through semiconductor light-emittingstacked layer 2, theactive layer 22 can emit a light. When theactive layer 22 is composed of AlaGabIn1-a-bP, theactive layer 22 can emit a red, orange, or yellow light. When theactive layer 22 is composed of AlcGadIn1-c-dN, theactive layer 22 can emit a blue or green light. - The semiconductor light-emitting
stacked layer 2 further comprises a first connectingsurface 32. The first connectingsurface 32 comprises a plurality offirst cavities 20 and a plurality offirst alignment patterns 10. The plurality offirst cavities 20 can avoid directly contacting asubstrate 8 thereunder so the metallic units do not electrically contact thesubstrate 8 and/or is for design consideration of the electrical current spreading routes, while the opening of the plurality offirst cavities 20 faces thesubstrate 8 thereunder. The plurality offirst alignment patterns 10 is on a region of the first connectingsurface 32 where nofirst cavity 20 is disposed on. The plurality offirst alignment patterns 10 is composed of the material with thereflectivity 20% larger than that of thesecond semiconductor layer 23 and comprises metal, such as Ag, Au, Al, In, Sn, Cr, Ni, Pt or the combination thereof. - The
substrate 8 is excellent for heat dissipation. The material of thesubstrate 8 comprises ceramic substrate, silicon substrate, silicon carbide substrate, anodic aluminum substrate, aluminum nitride substrate or composite material substrate. Thesubstrate 8 comprises a second connectingsurface 34. The second connectingsurface 34 comprises a plurality ofsecond cavities 24 and a plurality ofsecond alignment patterns 12. The plurality ofsecond cavities 24 can avoid directly contacting the semiconductor light-emittingstacked layer 2 thereon so the metallic units do not electrically contact the semiconductor light-emittingstacked layer 2 and/or is for design consideration of the electrical current spreading routes, while the opening of the plurality ofsecond cavities 24 faces the semiconductor light-emitting stacked layer thereon. The plurality ofsecond alignment patterns 12 is on a region of the second connectingsurface 34 where nosecond cavity 24 is disposed on. The plurality ofsecond alignment patterns 12 is composed of the material with thereflectivity 20% larger than that of thesubstrate 8, comprising metal, such as Ag, Au, Al, In, Sn, Cr, Ni, Pt or the combination thereof. By aligning and bonding the first connectingsurface 32 and the second connectingsurface 34, thesubstrate 8 and the semiconductor light-emittingstacked layer 2 are formed to be an aligned-bonding light-emittingdevice 400. - In the aligned-bonding light-emitting
device 400, thefirst alignment pattern 10 is corresponding to thesecond alignment pattern 12. In the fourth embodiment, thefirst alignment pattern 10 and thesecond alignment pattern 12 are overlapped. Specifically, if a first virtualvertical axis 101 passing through the center of thefirst alignment pattern 10 and a second virtualvertical axis 121 passing through the center of thesecond alignment pattern 12 have an offsetdistance 14 between thereof, the offsetdistance 14 is smaller than 20 μm. -
FIG. 5 shows an aligned-bonding light-emittingdevice 500 in accordance with the fifth embodiment of the present application. AsFIG. 5 shows, the difference between the fifth embodiment and the fourth embodiment is that the plurality offirst alignment patterns 10 is in a part of the plurality offirst cavities 20 to avoid contacting thesubstrate 8 thereunder, and the plurality ofsecond alignment patterns 12 is in a part of the plurality ofsecond cavities 24 to avoid contacting the semiconductor light-emittingstacked layer 2 thereon. -
FIGS. 6A to 6D show the method of manufacturing an aligned-bonding light-emitting device in accordance with the sixth embodiment of the present application.FIG. 6A schematically shows that achamber 58 and a semiconductor light-emittingstacked layer 2 is located and fixed on anupper carrier 50 in thechamber 58. The semiconductor light-emittingstacked layer 2 is fixed on theupper carrier 50 so the position of the semiconductor light-emittingstacked layer 2 can be controlled. The semiconductor light-emittingstacked layer 2 comprises afirst semiconductor layer 21, anactive layer 22, and asecond semiconductor layer 23. When thefirst semiconductor layer 21 is composed of p-type semiconductor material, thesecond semiconductor layer 23 is composed of n-type semiconductor material. Conversely, when thefirst semiconductor layer 21 is composed of n-type semiconductor material, thesecond semiconductor layer 23 is composed of p-type semiconductor material. Theactive layer 22, which is between thefirst semiconductor layer 21 and thesecond semiconductor layer 23, can be composed of intrinsic semiconductor material. When an electrical current flows through semiconductor light-emittingstacked layer 2, theactive layer 22 can emit a light. When theactive layer 22 is composed of AlaGabIn1-a-bP, theactive layer 22 can emit a red, orange or yellow light. When theactive layer 22 is composed of AlcGadIn1-c-dN, theactive layer 22 can emit a blue or green light. The semiconductor light-emittingstacked layer 2 further comprises a first connectinglayer 4. The first connectinglayer 4 comprises afirst alignment pattern 10, a firstnon-alignment region 11, and a first connectingsurface 32 for aligned-bonding with asubstrate 8, wherein the difference of the reflectivities between thefirst alignment pattern 10 and the firstnon-alignment region 11 is at least larger than 20%. Thesubstrate 8 has excellent heat dissipation ability and is located and fixed on alower carrier 52 so the position of thesubstrate 8 is able to be controlled. The material of thesubstrate 8 comprises ceramic substrate, silicon substrate, silicon carbide substrate, anodic aluminum substrate, aluminum nitride substrate or composite material substrate. Thesubstrate 8 comprises a second connectinglayer 6 thereon. The second connectinglayer 6 comprises asecond alignment pattern 12, a secondnon-alignment region 13 and a second connectingsurface 34 for aligned-bonding with the semiconductor light-emittingstacked layer 2, wherein the difference of the reflectivities between thesecond alignment pattern 12 and the secondnon-alignment region 13 is at least larger than 20%. A first virtualvertical axis 101 passing through the center of thefirst alignment pattern 10 and a second virtualvertical axis 121 passing through the center of thesecond alignment pattern 12 comprise an offsetdistance 14 between thereof. -
FIG. 6B schematically shows that animage deriving unit 40 is provided between the semiconductor light-emittingstacked layer 2 and thesubstrate 8. Theimage deriving unit 40 comprises an upperimage deriving unit 42 and a lowerimage deriving unit 44. The upperimage deriving unit 42 is operable for deriving the image of thefirst alignment pattern 10, and the lowerimage deriving unit 44 is operable for deriving the image of thesecond alignment pattern 12, wherein the upperimage deriving unit 42 and the lowerimage deriving unit 44 use CCD or COMS to derive image. Then, the image of thefirst alignment pattern 10 and the image of thesecond alignment pattern 12 are transferred to acontroller 46 by animage transferring device 48. Then, thecontroller 46 compares the image of thefirst alignment pattern 10 and the image of thesecond alignment pattern 12. And, at the same time, thecontroller 46 drives theupper carrier 50 and thelower carrier 52 by a controlsignal transferring device 54 and a controlsignal transferring device 56 respectively to linearly move or rotate the semiconductor light-emittingstacked layer 2 and thesubstrate 8 respectively. When thecontroller 46 detects that thefirst alignment pattern 10 and thesecond alignment pattern 12 are aligned to each other, thecontroller 46 is going to stop driving theupper carrier 50 and thelower carrier 52, and move theimage deriving unit 40 out of thechamber 58, asFIG. 6C shows. In above embodiments, the offsetdistance 14 between the first virtualvertical axis 101 and the second virtualvertical axis 121 is smaller than 20 μm. -
FIG. 6D schematically shows that theimage deriving unit 40 is moved away from thechamber 58 and thechamber 58 is vacuumed, wherein the air pressure of thechamber 58 is near 0 kgf/cm2. Then, thechamber 58 is heated to at least over 200° C. A bonding force is provided to the semiconductor light-emittingstacked layer 2 and thesubstrate 8, wherein the bonding force is not over 1164 Kg/cm2, to make the first connectinglayer 4 be adhered with the second connectinglayer 6. -
FIGS. 7A to 7B show the method of manufacturing an aligned-bonding light-emitting device in accordance with the seventh embodiment of the present application. AsFIG. 7A schematically shows, the difference between the seventh embodiment and the sixth embodiment is that theimage deriving unit 40 comprises a firstimage deriving unit 41 and a secondimage deriving unit 43, wherein the firstimage deriving unit 41 and the secondimage deriving unit 43 are capable of catching the images of different regions of thefirst alignment pattern 10 of afirst wafer 71 and thesecond alignment pattern 12 of asecond wafer 72 at the same time so the time needed for aligning thefirst alignment pattern 10 and thesecond alignment pattern 12 can be shortened. Each of thefirst wafer 71 and thesecond wafer 72 can be a substrate or a semiconductor light-emitting stacked layer. - As
FIG. 7B shows, after thefirst alignment pattern 10 and thesecond alignment pattern 12 being aligned to each other, the firstimage deriving unit 41 and the secondimage deriving unit 43 are moved out of thechamber 58 and disposed on the different places. -
FIG. 8 shows analignment bonding equipment 800 for manufacturing an aligned-bonding light-emitting device in accordance with the eighth embodiment of the present application. Thealignment bonding equipment 800 comprises anupper carrier 50 for carrying a first wafer with a first alignment pattern, alower carrier 52 under theupper carrier 50 for carrying a second wafer with a second alignment pattern, anangular alignment device 51 connecting with theupper carrier 50 via anangular alignment connector 511, alinear alignment device 531 connecting with thelower carrier 52 via anlinear alignment connector 532, an up-downdevice 535 connecting to thelinear alignment device 531, a firstimage deriving unit 41 connecting with afirst movement device 411 for catching the images of the first alignment pattern and the second alignment pattern, a secondimage deriving unit 43 connecting with asecond movement device 431 for catching the images of the first alignment pattern and the second alignment pattern, anupper chamber 581 enclosing theupper carrier 50, alower chamber 582 enclosing thelower carrier 52, a chamber-lift device 583 connecting with thelower chamber 582 for raising or lowering thelower chamber 582, and acontroller 46 electrically connecting with theangular alignment device 51, thelinear alignment device 531, the up-downdevice 535, thefirst movement device 411, thesecond movement device 431 and the chamber-lift device 583. - The
angular alignment device 51 is controlled by thecontroller 46 to rotate theupper carrier 50 via theangular alignment connector 511 for adjusting theangle 512 of thefirst wafer 71 relative to thesecond wafer 72. In one embodiment, theangular alignment device 51 can be a Direct Drive Motor. Thelinear alignment device 531 is controlled by thecontroller 46 for linearly moving thelower carrier 52 to adjust the horizontal position of thesecond wafer 72 relative to thefirst wafer 71. The up-downdevice 535 is controlled by thecontroller 46 for raising or lowering thelinear alignment device 531,linear alignment connector 532, thelower carrier 52, and thesecond wafer 72, and for adjusting the bonding force between thefirst wafer 71 and thesecond wafer 72. The up-downdevice 535 comprises an up-down cylinder 533 and an up-downlinking structure 534. The up-down cylinder 533 is controlled by thecontroller 46 to provide a certain power, and the up-downlinking structure 534 can transfer the certain power to raise or lower thelinear alignment device 531,linear alignment connector 532, thelower carrier 52, and thesecond wafer 72, or to adjust the bonding force between thefirst wafer 71 and thesecond wafer 72. In the embodiment, the bonding force between thefirst wafer 71 and thesecond wafer 72 is smaller than 1164 kg/cm2. Thefirst movement device 411 and thesecond movement device 431 are controlled bycontroller 46 to move the firstimage deriving unit 41 and the secondimage deriving unit 43 respectively to the specific positions. The firstimage deriving unit 41 and the secondimage deriving unit 43 are operable for deriving the images of the first alignment pattern of thefirst wafer 71 and the second alignment pattern of thesecond wafer 72. Theupper chamber 581 is fixed between theupper carrier 50 and theangular alignment device 51. Thelower chamber 582, between thelower carrier 52 and thelinear alignment device 531, connects with the chamber-lift device 583 controlled by thecontroller 46 to raise or lower thelower chamber 582. Thelower chamber 582 can be raised by the chamber-lift device 583 to form a sealed chamber with theupper chamber 581. Thefirst wafer 71 and thesecond wafer 72 are in the sealed chamber, and then the sealed chamber is vacuumed, wherein the air pressure of the sealed chamber is near 0 kgf/cm2. In other words, thefirst wafer 71 and thesecond wafer 72 can be bonded in a vacuum environment. -
FIG. 9 shows a method of manufacturing an aligned-bonding light-emitting device by use of thealignment bonding equipment 800 shown inFIG. 8 . Thefirst step 901 is disposing afirst wafer 71 and asecond wafer 72 on anupper carrier 50 and alower carrier 52 respectively. In thesecond step 902, a firstimage deriving unit 41 and a secondimage deriving unit 43 are located in the original position. In thethird step 903, theimage deriving unit 41 and the secondimage deriving unit 43 are moved to catch the images of a first alignment pattern on thefirst wafer 71 and a second alignment pattern on thesecond wafer 72. Next, thefourth step 904 is that anangular alignment device 51 rotates theupper carrier 50, and alinear alignment device 531 linearly moves thelower carrier 52 to align the first alignment pattern and the second alignment pattern. Next, thefifth step 905 is moving the firstimage deriving unit 41 and the secondimage deriving unit 43 to the original position. Next, thesixth step 906 is raising thelower carrier 52 to make thefirst wafer 71 contacting thesecond wafer 72 and to provide a bonding force between thefirst wafer 71 and thesecond wafer 72. In theseventh step 907, thelower chamber 582 is raised to form a sealed chamber with theupper chamber 581. In theeighth step 908, the sealed chamber is vacuumed. In theninth step 909, the bonding force between thefirst wafer 71 and thesecond wafer 72 is adjusted, for example, to be smaller than 1164 Kg/cm2. Next, thetenth step 910 is heating thefirst wafer 71 and thesecond wafer 72 over 200° C. to form a bonded wafer. In theeleventh step 911, thefirst wafer 71 and thesecond wafer 72 are cooled down. Finally, thetwelfth step 912 is lowering the lower carrier and the lower chamber for taking the bonded wafer out. - The foregoing description of preferred and other embodiments in the present disclosure is not intended to limit or restrict the scope or applicability of the inventive concepts conceived by the Applicant. In exchange for disclosing the inventive concepts contained herein, the Applicant desires all patent rights afforded by the appended claims. Therefore, it is intended that the appended claims include all modifications and alterations to the full extent that they come within the scope of the following claims or the equivalents thereof.
Claims (20)
1. A light-emitting device, comprising:
a semiconductor light-emitting stack comprising a first connecting layer; and
a substrate under the semiconductor light-emitting stack, wherein the substrate comprises a second connecting layer connecting the first connecting layer;
wherein the first connecting layer comprises a first region, a first pattern, and a first connecting surface;
wherein a difference of a reflectivity between the first pattern and the first region is larger than 20%;
wherein the second connecting layer comprises a second region and a side of the first pattern fully contact the second region.
2. The light-emitting device according to claim 1 , wherein the first connecting surface is flat.
3. The light-emitting device according to claim 1 , wherein the reflectivity of the first region is smaller than 30%.
4. The light-emitting device according to claim 1 , wherein the first region comprises organic adhesive material or oxide material.
5. The light-emitting device according to claim 1 , wherein the reflectivity of the first pattern is larger than 50%.
6. The light-emitting device according to claim 1 , wherein the first pattern comprises metal.
7. The light-emitting device according to claim 1 , wherein the first region comprises multiple first sub-regions and the first pattern is between two of the multiple first sub-regions.
8. The light-emitting device according to claim 1 , wherein the second region is between the first pattern and the substrate.
9. The light-emitting device according to claim 1 , wherein the reflectivity of the second region is smaller than 30%.
10. The light-emitting device according to claim 1 , wherein the second region comprises insulating material.
11. The light-emitting device according to claim 1 , wherein the second connecting layer further comprises a second pattern with a reflectivity larger than 50%.
12. The light-emitting device according to claim 11 , wherein the second pattern comprises metal.
13. The light-emitting device according to claim 11 , wherein the second pattern and the first pattern form a third pattern.
14. A light-emitting device, comprising:
a substrate;
a semiconductor light-emitting stack on the substrate; and
a first connecting layer between the substrate and the semiconductor light-emitting stack;
wherein the first connecting layer comprises a first pattern and a first connecting surface;
wherein the first connecting surface comprises a plurality of first cavities and the first pattern is on a region of the first connection surface without the plurality of first cavities.
15. The light-emitting device according to claim 14 , wherein the substrate comprises a second connecting surface connecting the region of the first connection surface.
16. The light-emitting device according to claim 15 , wherein the second connecting surface comprises a second pattern, and the first pattern and the second pattern are overlapped.
17. The light-emitting device according to claim 16 , wherein a first virtual vertical axis passes through a center of the first pattern, a second virtual vertical axis passes through a center of the second pattern, and an offset having a distance between the first virtual vertical axis and the second virtual vertical axis is smaller than 20 μm such that the first pattern and the second pattern are not totally aligned.
18. The light-emitting device according to claim 14 , wherein the first pattern comprises metal.
19. The light-emitting device according to claim 15 , wherein the second pattern comprises metal.
20. A light-emitting device, comprising:
a substrate;
a semiconductor light-emitting stack on the substrate; and
a first connecting layer between the substrate and the semiconductor light-emitting stack;
wherein the first connecting layer comprises a first pattern and a first connecting surface;
wherein the first connecting surface comprises a plurality of first cavities and the first pattern is in one of the plurality of first cavities.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/484,896 US20170236988A1 (en) | 2012-03-05 | 2017-04-11 | Lighting emitting device with aligned-bonding |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW101107404A TWI546979B (en) | 2012-03-05 | 2012-03-05 | Lighting emitting device with aligned-bonding and the manufacturing method thereof |
TW101107404 | 2012-03-05 | ||
US13/784,291 US9269859B2 (en) | 2012-03-05 | 2013-03-04 | Lighting emitting device with aligned-bonding having alignment patterns |
US15/007,687 US9653333B2 (en) | 2012-03-05 | 2016-01-27 | Method of manufacturing lighting emitting device with aligned-bonding |
US15/484,896 US20170236988A1 (en) | 2012-03-05 | 2017-04-11 | Lighting emitting device with aligned-bonding |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/007,687 Continuation US9653333B2 (en) | 2012-03-05 | 2016-01-27 | Method of manufacturing lighting emitting device with aligned-bonding |
Publications (1)
Publication Number | Publication Date |
---|---|
US20170236988A1 true US20170236988A1 (en) | 2017-08-17 |
Family
ID=49628032
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/784,291 Active 2033-05-11 US9269859B2 (en) | 2012-03-05 | 2013-03-04 | Lighting emitting device with aligned-bonding having alignment patterns |
US15/007,687 Active US9653333B2 (en) | 2012-03-05 | 2016-01-27 | Method of manufacturing lighting emitting device with aligned-bonding |
US15/484,896 Abandoned US20170236988A1 (en) | 2012-03-05 | 2017-04-11 | Lighting emitting device with aligned-bonding |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/784,291 Active 2033-05-11 US9269859B2 (en) | 2012-03-05 | 2013-03-04 | Lighting emitting device with aligned-bonding having alignment patterns |
US15/007,687 Active US9653333B2 (en) | 2012-03-05 | 2016-01-27 | Method of manufacturing lighting emitting device with aligned-bonding |
Country Status (2)
Country | Link |
---|---|
US (3) | US9269859B2 (en) |
TW (1) | TWI546979B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110444530A (en) * | 2019-07-12 | 2019-11-12 | 南通沃特光电科技有限公司 | A kind of wafer bonding align structures and its alignment methods |
US10559660B2 (en) | 2015-05-20 | 2020-02-11 | Samsung Electronics Co., Ltd. | Semiconductor device including metal-2 dimensional material-semiconductor contact |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10700120B2 (en) | 2015-01-23 | 2020-06-30 | Vuereal Inc. | Micro device integration into system substrate |
WO2016116889A1 (en) * | 2015-01-23 | 2016-07-28 | Gholamreza Chaji | Selective micro device transfer to receiver substrate |
EP3550603B1 (en) * | 2018-04-03 | 2020-11-18 | IMEC vzw | A method for coupling a semiconductor component to a target substrate by transfer printing |
Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080315236A1 (en) * | 2005-01-18 | 2008-12-25 | Epistar Corporation | Optoelectronic semiconductor device and manufacturing method thereof |
US20100012969A1 (en) * | 2006-12-28 | 2010-01-21 | Seoul Opto Device Co., Ltd. | Light emitting device and fabrication method thereof |
US20100055819A1 (en) * | 2008-08-27 | 2010-03-04 | Yasuo Ohba | Method for manufacturing semiconductor light emitting device |
US20100133505A1 (en) * | 2007-06-13 | 2010-06-03 | Rohm Co., Ltd | Semiconductor light emitting device and fabrication method for the same |
US20100219436A1 (en) * | 2007-10-01 | 2010-09-02 | Showa Denko K.K. | Semiconductor light-emitting device and method for producing semiconductor light-emitting device |
US20100283081A1 (en) * | 2009-05-08 | 2010-11-11 | Epistar Corporation | Light-emitting device |
WO2011027679A1 (en) * | 2009-09-07 | 2011-03-10 | エルシード株式会社 | Semiconductor light emitting element |
US20120032218A1 (en) * | 2008-10-22 | 2012-02-09 | Pun Jae Choi | Semiconductor light emitting device |
US20120138980A1 (en) * | 2010-12-02 | 2012-06-07 | Epistar Corporation | Optoelectronic device and method for manufacturing the same |
US20120273756A1 (en) * | 2011-04-29 | 2012-11-01 | Hon Hai Precision Industry Co., Ltd. | Light emitting diode |
US20120273828A1 (en) * | 2011-04-29 | 2012-11-01 | Hon Hai Precision Industry Co., Ltd. | Light emitting diode |
US20120292631A1 (en) * | 2011-05-16 | 2012-11-22 | Kabushiki Kaisha Toshiba | Semiconductor light emitting device |
US20130026525A1 (en) * | 2011-06-20 | 2013-01-31 | Wenxin Chen | Light emitting devices, systems, and methods of manufacturing |
US20130049016A1 (en) * | 2011-08-29 | 2013-02-28 | Micron Technology, Inc. | Discontinuous patterned bonds for semiconductor devices and associated systems and methods |
US20130056748A1 (en) * | 2011-09-01 | 2013-03-07 | Rohm Co., Ltd. | Light emitting device and light emitting device package |
US20130234178A1 (en) * | 2012-02-01 | 2013-09-12 | Kabushiki Kaisha Toshiba | Semiconductor light emitting device and method for manufacturing the same |
US20130320301A1 (en) * | 2011-02-11 | 2013-12-05 | Seoul Opto Device Co., Ltd. | Light emitting diode having photonic crystal structure and method of fabricating the same |
US20140367722A1 (en) * | 2011-12-23 | 2014-12-18 | Seoul Viosys Co., Ltd. | Light emitting diode and method for manufacturing same |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4632690B2 (en) * | 2004-05-11 | 2011-02-16 | スタンレー電気株式会社 | Semiconductor light emitting device and manufacturing method thereof |
TWI257722B (en) * | 2005-07-15 | 2006-07-01 | Ind Tech Res Inst | Package structure of light-emitting diode with electrothermal component |
JP4559327B2 (en) * | 2005-09-14 | 2010-10-06 | 株式会社日立製作所 | Alignment method of optical module using lens and optical module created by the method |
US7439548B2 (en) * | 2006-08-11 | 2008-10-21 | Bridgelux, Inc | Surface mountable chip |
US7879711B2 (en) * | 2006-11-28 | 2011-02-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Stacked structures and methods of fabricating stacked structures |
US8377797B1 (en) * | 2009-07-28 | 2013-02-19 | Science Research Laboratory, Inc. | Method for bonding of semiconductor component to a substrate |
KR101020974B1 (en) * | 2010-03-17 | 2011-03-09 | 엘지이노텍 주식회사 | Light emitting device, method for manufacturing the light emitting device and light emitting device package |
US20130095581A1 (en) * | 2011-10-18 | 2013-04-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thick window layer led manufacture |
KR101874429B1 (en) * | 2012-02-02 | 2018-08-03 | 삼성디스플레이 주식회사 | Display apparatus and method of manufacturing the same |
-
2012
- 2012-03-05 TW TW101107404A patent/TWI546979B/en active
-
2013
- 2013-03-04 US US13/784,291 patent/US9269859B2/en active Active
-
2016
- 2016-01-27 US US15/007,687 patent/US9653333B2/en active Active
-
2017
- 2017-04-11 US US15/484,896 patent/US20170236988A1/en not_active Abandoned
Patent Citations (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080315236A1 (en) * | 2005-01-18 | 2008-12-25 | Epistar Corporation | Optoelectronic semiconductor device and manufacturing method thereof |
US20100012969A1 (en) * | 2006-12-28 | 2010-01-21 | Seoul Opto Device Co., Ltd. | Light emitting device and fabrication method thereof |
US20100133505A1 (en) * | 2007-06-13 | 2010-06-03 | Rohm Co., Ltd | Semiconductor light emitting device and fabrication method for the same |
US20100219436A1 (en) * | 2007-10-01 | 2010-09-02 | Showa Denko K.K. | Semiconductor light-emitting device and method for producing semiconductor light-emitting device |
US20100055819A1 (en) * | 2008-08-27 | 2010-03-04 | Yasuo Ohba | Method for manufacturing semiconductor light emitting device |
US20120032218A1 (en) * | 2008-10-22 | 2012-02-09 | Pun Jae Choi | Semiconductor light emitting device |
US20100283081A1 (en) * | 2009-05-08 | 2010-11-11 | Epistar Corporation | Light-emitting device |
US20120228656A1 (en) * | 2009-09-07 | 2012-09-13 | El-Seed Corporation | Semiconductor light emitting element |
WO2011027679A1 (en) * | 2009-09-07 | 2011-03-10 | エルシード株式会社 | Semiconductor light emitting element |
US20120138980A1 (en) * | 2010-12-02 | 2012-06-07 | Epistar Corporation | Optoelectronic device and method for manufacturing the same |
US20130320301A1 (en) * | 2011-02-11 | 2013-12-05 | Seoul Opto Device Co., Ltd. | Light emitting diode having photonic crystal structure and method of fabricating the same |
US20120273756A1 (en) * | 2011-04-29 | 2012-11-01 | Hon Hai Precision Industry Co., Ltd. | Light emitting diode |
US20120273828A1 (en) * | 2011-04-29 | 2012-11-01 | Hon Hai Precision Industry Co., Ltd. | Light emitting diode |
US20120292631A1 (en) * | 2011-05-16 | 2012-11-22 | Kabushiki Kaisha Toshiba | Semiconductor light emitting device |
US20130026525A1 (en) * | 2011-06-20 | 2013-01-31 | Wenxin Chen | Light emitting devices, systems, and methods of manufacturing |
US20130049016A1 (en) * | 2011-08-29 | 2013-02-28 | Micron Technology, Inc. | Discontinuous patterned bonds for semiconductor devices and associated systems and methods |
US20130056748A1 (en) * | 2011-09-01 | 2013-03-07 | Rohm Co., Ltd. | Light emitting device and light emitting device package |
US20140367722A1 (en) * | 2011-12-23 | 2014-12-18 | Seoul Viosys Co., Ltd. | Light emitting diode and method for manufacturing same |
US20130234178A1 (en) * | 2012-02-01 | 2013-09-12 | Kabushiki Kaisha Toshiba | Semiconductor light emitting device and method for manufacturing the same |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10559660B2 (en) | 2015-05-20 | 2020-02-11 | Samsung Electronics Co., Ltd. | Semiconductor device including metal-2 dimensional material-semiconductor contact |
CN110444530A (en) * | 2019-07-12 | 2019-11-12 | 南通沃特光电科技有限公司 | A kind of wafer bonding align structures and its alignment methods |
Also Published As
Publication number | Publication date |
---|---|
TW201338191A (en) | 2013-09-16 |
US9269859B2 (en) | 2016-02-23 |
US20140048836A1 (en) | 2014-02-20 |
US20160197230A1 (en) | 2016-07-07 |
TWI546979B (en) | 2016-08-21 |
US9653333B2 (en) | 2017-05-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20170236988A1 (en) | Lighting emitting device with aligned-bonding | |
US20200403107A1 (en) | Light emitting structure | |
TWI614920B (en) | Optoelectronic device and method for manufacturing the same | |
JP7182782B2 (en) | Light emitting device package and light source device | |
US20130026518A1 (en) | Wafer level led package and method of fabricating the same | |
KR20190076929A (en) | Display device using micro led and manufacturing method thereof | |
US20230352643A1 (en) | Display apparatus using semiconductor light-emitting device | |
TW201909450A (en) | Light-emitting device and light-emitting device package | |
KR20180040073A (en) | Light emitting device, light emitting device package and lighting apparatus | |
CN113826219A (en) | Light emitting chip | |
CN115084337A (en) | Mass transfer method of micro light-emitting diode chip | |
KR102025719B1 (en) | Light emitting device package and method of manufacturing the same | |
EP3460861B1 (en) | Display device | |
CN114843317A (en) | Inorganic-organic LED mixed color display device and preparation method thereof | |
CN105280665B (en) | Photoelectric element and manufacturing method thereof | |
CN113826218A (en) | Light emitting package | |
US20220285600A1 (en) | Micro light emitting device display apparatus | |
US9087967B2 (en) | Light-emitting device | |
KR20230009413A (en) | Semiconductor light emitting device and display device using the semiconductor light emitting device | |
CN106935697B (en) | Light emitting device and method for manufacturing the same | |
US20230117490A1 (en) | Semiconductor element arrangement structure | |
KR102198133B1 (en) | Optoelectronic device | |
US20230402437A1 (en) | Light emitting device for display and led display apparatus having the same | |
TWI743503B (en) | Optoelectronic device and method for manufacturing the same | |
TWI667812B (en) | Optoelectronic device and method for manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: EPISTAR CORPORATION, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HSU, CHIA-LIANG;CHEN, YI-MING;CHIU, HSIN-CHIH;SIGNING DATES FROM 20130301 TO 20130304;REEL/FRAME:041970/0436 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |