US20170163249A1 - Digital-to-analog converter and high-voltage tolerance circuit - Google Patents
Digital-to-analog converter and high-voltage tolerance circuit Download PDFInfo
- Publication number
- US20170163249A1 US20170163249A1 US14/969,459 US201514969459A US2017163249A1 US 20170163249 A1 US20170163249 A1 US 20170163249A1 US 201514969459 A US201514969459 A US 201514969459A US 2017163249 A1 US2017163249 A1 US 2017163249A1
- Authority
- US
- United States
- Prior art keywords
- voltage
- circuit
- power
- source
- digital
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/002—Provisions or arrangements for saving power, e.g. by allowing a sleep mode, using lower supply voltage for downstream stages, using multiple clock domains or by selectively turning on stages when needed
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/01—Shaping pulses
- H03K5/08—Shaping pulses by limiting; by thresholding; by slicing, i.e. combined limiting and thresholding
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356086—Bistable circuits with additional means for controlling the main nodes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
- H03M1/74—Simultaneous conversion
- H03M1/742—Simultaneous conversion using current sources as quantisation value generators
Definitions
- the invention generally relates to digital-to-analog converters (DAC), and more particularly, to methods of configuring a high-voltage tolerance circuit in the DAC to make sure that the DAC-for-28 nanometer (nm) manufacturing process can operate normally with a high-power source voltage.
- DAC digital-to-analog converters
- a television (TV)/Cathode Ray Tube (CRT) video digital-to-analog converter (DAC) is usually realized by the current-steering DAC structure, where it can output two kinds of analog signals: one for the TV mode and one for the CRT mode.
- the full-scale voltages for the TV mode and the CRT mode are 1.33 V and 0.69 V, respectively.
- the transistor In 45-nanometer (nm) manufacturing process, the transistor can support a power-source voltage of up to 2.3V. Therefore, when the output voltage for the full-scale voltage of the TV mode is 1.33V, the traditional DAC can achieve a higher linearity. However, as the size of the manufacturing process technology is reduced to 28 nanometers (nm), the voltage endurance of the transistor is reduced to 1.8V. In these cases, when the traditional DAC is utilized to work with a full-scale voltage (or one that is approximate to that of the full-scale voltage) of the TV mode, the DAC cannot achieve the linearity required by the product standards, and as a result, the applications of the DAC will be limited.
- a digital-to-analog converter and a high-voltage tolerance circuit are provided to overcome the aforementioned problems.
- the high-voltage tolerance circuit of the invention makes sure that the DAC-for-28 nanometer (nm) manufacturing process can operate normally with a high-power source voltage.
- An embodiment of the invention provides a digital-to-analog converter.
- the digital-to-analog converter includes a high-voltage tolerance circuit.
- the high-voltage tolerance circuit is configured to generate a reference voltage and select the reference voltage or a first power-source voltage to control a node voltage of each branch of an operational amplifier circuit of the high-voltage tolerance circuit according a logical signal level of an input signal.
- An embodiment of the invention provides a high-voltage tolerance circuit.
- the high-voltage tolerance circuit is included in a digital-to-analog converter.
- the high-voltage tolerance circuit includes a clamping reference voltage generating circuit and an operational amplifier circuit.
- the clamping reference voltage generating circuit is configured to generate a reference voltage.
- the operational amplifier circuit includes a first clamping circuit, and selects the reference voltage or a first power-source voltage to control a node voltage of each branch of the operational amplifier circuit according a logical signal level of an input signal by the first clamping circuit.
- FIG. 1 is a block diagram of the digital-to-analog Converter (DAC) 100 according to an embodiment of the invention
- FIG. 2 is a block diagram of the high-voltage tolerance circuit 120 according to an embodiment of the invention.
- FIG. 3 is a schematic diagram of the clamping reference voltage generating circuit 121 according to an embodiment of the invention.
- FIG. 4 is a schematic diagram of the operational amplifier circuit 122 according to an embodiment of the invention.
- FIG. 5 is a schematic diagram of the voltage level transferring circuit 123 according to an embodiment of the invention.
- FIG. 6 is a schematic diagram of the current source setting circuit 124 according to an embodiment of the invention.
- FIG. 1 is a block diagram of the digital-to-analog Converter (DAC) 100 according to an embodiment of the invention.
- the DAC 100 may be applied to 28-nanometer (nm) manufacturing process technology.
- the DAC 100 includes a bandgap circuit 110 , a high-voltage tolerance circuit 120 , a current source array 130 , a switch circuit 140 , a decoder 150 , and an electrostatic discharge (ESD) device 160 .
- ESD electrostatic discharge
- the high-voltage tolerance circuit 120 which replaces the traditional current source circuit is configured in the DAC 100 . This ensures that the DAC 100 can work with the 1.8V-2.5V power-source voltage to achieve a higher linearity when the DAC 100 is in the TV mode.
- the details of the high-voltage tolerance circuit 120 are discussed below. Note that, because other elements of the DAC 100 are known in the art, a detailed description of these elements is not provided.
- FIG. 2 is a block diagram of the high-voltage tolerance circuit 120 according to an embodiment of the invention.
- the high-voltage tolerance circuit 120 includes a clamping reference voltage generating circuit 121 , an operational amplifier circuit 122 , a voltage level transferring circuit 123 and a current source setting circuit 124 .
- FIG. 2 is a simplified block diagram in which only the elements relevant to the invention are shown. However, the invention should not be limited to what is shown in FIG. 2 .
- the clamping reference voltage generating circuit 121 is configured to generate a reference voltage V REF which is directly proportional to power-source voltage (e.g. a power-source voltage VDDA). Details of the clamping reference voltage generating circuit 121 are illustrated in FIG. 3 and are described below.
- FIG. 3 is a schematic diagram of the clamping reference voltage generating circuit 121 according to an embodiment of the invention.
- the clamping reference voltage generating circuit 121 includes a first transistor M 1 .
- the clamping reference voltage generating circuit 121 may generate the reference voltage V REF according to the power-source voltage VDDA and the gate-to-source voltage (V GS ) of the first transistor M 1 .
- the power-source voltage VDDA is a high-power source voltage, its voltage value is greater than or equal to the normal power-source voltage VDDB (1.8V), e.g. 1.8V-2.5V.
- the first transistor M 1 is a P-channel Metal-Oxide-Semiconductor Field-Effect Transistor (PMOSFET).
- the operational amplifier circuit 122 includes a first clamping circuit 125 .
- the operational amplifier circuit 122 chooses to adopt the reference voltage V REF or the normal power-source voltage VDDB to control the node voltages of each branch of the operational amplifier circuit 122 according to the logical level of an input signal (e.g. a power down (PD) signal) of the first clamping circuit 125 . Details of the operational amplifier circuit 122 are illustrated in FIG. 4 and are described below.
- FIG. 4 is a schematic diagram of the operational amplifier circuit 122 according to an embodiment of the invention.
- the operational amplifier circuit 122 has two input ends to receive the signals VIN and VIP.
- the signal VIN is regarded as the bandgap voltage V BG generated by the bandgap circuit 110 in FIG. 1
- the signal VIP is regarded as the voltage V SET corresponding to the resistor R SET in FIG. 2 .
- the operational amplifier circuit 122 generates a signal V OUT according to the signals VIN and VIP.
- the signal V OUT is regarded as the first offset voltage I BIAS1 shown in FIG. 2 and FIG. 6 . As shown in FIG.
- the first clamping circuit 125 includes a second transistor M 2 and a third transistor M 3 , where the transistor M 2 is a N-channel Metal-Oxide-Semiconductor Field-Effect Transistor (NMOSFET), and the transistor M 3 is a P-channel Metal-Oxide-Semiconductor Field-Effect Transistor (PMOSFET).
- NMOSFET N-channel Metal-Oxide-Semiconductor Field-Effect Transistor
- PMOSFET P-channel Metal-Oxide-Semiconductor Field-Effect Transistor
- the operational amplifier circuit 122 may turn on the transistor M 2 and clamp the source electric potential of the transistor M 2 to a first voltage to ensure that other transistors (e.g. the transistors of the current source offset circuit 410 and current mirror load circuit 420 ) in each branch can work within a safe voltage range to avoid the breakdown of the transistors caused by the higher voltage.
- the first voltage is defined as the value of the difference between the reference voltage V REF and the gate-to-source voltage (V GS ) of the second transistor M 2 (i.e. V REF - V GS ).
- the signal PD′ which is received by the current source offset circuit 410 is the signal which has been transferred by the voltage level transferring circuit 123 (details of the operation will be discussed in FIG. 5 ).
- the operational amplifier circuit 122 may turn on the transistor M 3 and turns off the transistor M 2 , and increase the node voltages of each branch of the of the operational amplifier circuit 122 to the normal power-source voltage VDDB to avoid the breakdown of all transistors of the operational amplifier circuit 122 .
- the voltage level transferring circuit 123 is configured to transfer a logical signal level of an input signal. The details of the voltage level transferring circuit 123 will be illustrated in FIG. 5 .
- FIG. 5 is a schematic diagram of the voltage level transferring circuit 123 according to an embodiment of the invention.
- the voltage level transferring circuit 123 includes a second clamping circuit 126 .
- the second clamping circuit 126 includes a first sub-clamping circuit 127 and a second sub-clamping circuit 128 .
- the first sub-clamping circuit 127 includes a fourth transistor M 4 and a fifth transistor M 5 .
- the second sub-clamping circuit 128 includes a sixth transistor M 6 and a seventh transistor M 7 . That is to say, the fourth transistor M 4 is coupled to the fifth transistor M 5 , and the sixth transistor M 6 is coupled to the seventh transistor M 7 .
- the fourth transistor M 4 and the sixth transistor M 6 are P-channel Metal-Oxide-Semiconductor Field-Effect Transistors (PMOSFETs) and the fifth transistor M 5 and the seventh transistor M 7 are N-channel Metal-Oxide-Semiconductor Field-Effect Transistors (PMOSFETs).
- PMOSFETs Metal-Oxide-Semiconductor Field-Effect Transistors
- the voltage level transferring circuit 123 may transfer the logical signal level of a input signal (e.g. a power down signal) through the second clamping circuit 126 to ensure that the high-voltage tolerance circuit 120 can work in the high-power source voltage, and maintain a safe voltage environment (i.e. the breakdown of the transistor will not occur).
- the voltage level transferring circuit 123 may transfer the high logical signal level of the input signal from the normal-power source voltage VDDB to higher-power source voltage VDDA by the second clamping circuit 126 , and transfer the low logical signal level of the input signal from GND to the reference voltage V REF which is generated by the clamping reference voltage generating circuit 121 .
- the voltage level transferring circuit 123 transfers the power down signal PD to the output signal PD′, and the output signal PD′ is provided to the current source offset circuit 410 of FIG. 4 and to the current source setting circuit 124 .
- the current source setting circuit 124 is configured to control the DAC 100 to work in a TV mode or a Cathode Ray Tube (CRT) mode according to a mode selecting signal.
- the details of the current source setting circuit 124 are illustrated in FIG. 6 .
- FIG. 6 is a schematic diagram of the current source setting circuit 124 according to an embodiment of the invention.
- the current source setting circuit 124 may control the DAC 100 to work in a TV mode or in a CRT mode according to the mode selecting signal MODE input from the logical decision circuit 610 .
- the current source setting circuit 124 may control different numbers of mirror current sources coupled to the resistor R SET according to different selected modes by the switch circuit 620 to generate different proportions of mirror current and different output voltages corresponding to the TV mode or CRT mode.
- the current source setting circuit 124 may be configured to set a first offset voltage I BIAS1 and a second offset voltage I BIAS2 . In an embodiment of the invention, the current source setting circuit 124 is configured to set multiple offset voltages I BIAS . When the DAC 100 works in the power down state, the current source setting circuit 124 may turn off all circuits coupled with the switch circuit 620 according to the power down signal PD which is input from the logical decision circuit 610 .
- the current source setting circuit 124 increases the first offset voltage I BIAS1 and the second offset voltage I BIAS2 to the power-source voltage VDDA and increase the internal node voltages of the current source setting circuit 124 to the normal power-source voltage VDDB to protect the elements of the high-voltage tolerance circuit 120 .
- the current source setting circuit 124 increases the internal node voltages to the normal power-source voltage VDDB according to the power down signal PD and increases the first offset voltage I BIAS1 and the second offset voltage I BIAS2 to the power-source voltage VDDA according to the output signal PD′.
- the high-voltage tolerance circuit 120 further includes an electrostatic discharge (ESD) device (not shown in figures) to increase protection from static electric shock.
- ESD electrostatic discharge
- the high-voltage tolerance circuit 120 of the invention can be applied in the (video) DAC designed for the 28-nanometer (nm) manufacturing process. Because the reference voltage V REF of the high-voltage tolerance circuit 120 is directly proportional to the power-source voltage VDDA, when the power-source voltage is changed to 1.8V-2.5V, the clamping voltage of each circuit of the DAC will be changed along with the changes of the power-source voltage guaranteeing that the DAC can work normally in certain voltage ranges (i.e. 1.8V-2.5V).
- the DAC when the DAC works in the TV mode, the DAC can work normally with a power-source voltage of 1.8V-2.5V.
- the high-voltage tolerance circuit 120 when the DAC is switched to work in the CRT mode, the high-voltage tolerance circuit 120 can work normally with a power-source voltage of 1.8V. Therefore, in the product test, a suitable power-source voltage will be able to be selected according to the test results and power consumption requirements.
Abstract
A digital-to-analog converter (DAC) and a high-voltage tolerance circuit are provided. The DAC includes a high-voltage tolerance circuit. The high-voltage tolerance circuit is configured to generate a reference voltage, and select the reference voltage or a first power-source voltage to control the node voltage of each branch of an operational amplifier circuit of the high-voltage tolerance circuit according the logical signal level of an input signal.
Description
- This Application claims priority of China Patent Application No. 201510890854.6 filed on Dec. 4, 2015, the entirety of which is incorporated by reference herein.
- Field of the Invention
- The invention generally relates to digital-to-analog converters (DAC), and more particularly, to methods of configuring a high-voltage tolerance circuit in the DAC to make sure that the DAC-for-28 nanometer (nm) manufacturing process can operate normally with a high-power source voltage.
- Description of the Related Art
- A television (TV)/Cathode Ray Tube (CRT) video digital-to-analog converter (DAC) is usually realized by the current-steering DAC structure, where it can output two kinds of analog signals: one for the TV mode and one for the CRT mode. The full-scale voltages for the TV mode and the CRT mode are 1.33 V and 0.69 V, respectively.
- In 45-nanometer (nm) manufacturing process, the transistor can support a power-source voltage of up to 2.3V. Therefore, when the output voltage for the full-scale voltage of the TV mode is 1.33V, the traditional DAC can achieve a higher linearity. However, as the size of the manufacturing process technology is reduced to 28 nanometers (nm), the voltage endurance of the transistor is reduced to 1.8V. In these cases, when the traditional DAC is utilized to work with a full-scale voltage (or one that is approximate to that of the full-scale voltage) of the TV mode, the DAC cannot achieve the linearity required by the product standards, and as a result, the applications of the DAC will be limited.
- A digital-to-analog converter and a high-voltage tolerance circuit are provided to overcome the aforementioned problems. The high-voltage tolerance circuit of the invention makes sure that the DAC-for-28 nanometer (nm) manufacturing process can operate normally with a high-power source voltage.
- An embodiment of the invention provides a digital-to-analog converter. The digital-to-analog converter includes a high-voltage tolerance circuit. The high-voltage tolerance circuit is configured to generate a reference voltage and select the reference voltage or a first power-source voltage to control a node voltage of each branch of an operational amplifier circuit of the high-voltage tolerance circuit according a logical signal level of an input signal.
- An embodiment of the invention provides a high-voltage tolerance circuit. The high-voltage tolerance circuit is included in a digital-to-analog converter. The high-voltage tolerance circuit includes a clamping reference voltage generating circuit and an operational amplifier circuit. The clamping reference voltage generating circuit is configured to generate a reference voltage. The operational amplifier circuit includes a first clamping circuit, and selects the reference voltage or a first power-source voltage to control a node voltage of each branch of the operational amplifier circuit according a logical signal level of an input signal by the first clamping circuit.
- Other aspects and features of the invention will become apparent to those with ordinary skill in the art upon review of the following descriptions of specific embodiments of communication transmission methods and systems.
- The invention will become more fully understood by referring to the following detailed description with reference to the accompanying drawings, wherein:
-
FIG. 1 is a block diagram of the digital-to-analog Converter (DAC) 100 according to an embodiment of the invention; -
FIG. 2 is a block diagram of the high-voltage tolerance circuit 120 according to an embodiment of the invention; -
FIG. 3 is a schematic diagram of the clamping reference voltage generatingcircuit 121 according to an embodiment of the invention; -
FIG. 4 is a schematic diagram of theoperational amplifier circuit 122 according to an embodiment of the invention; -
FIG. 5 is a schematic diagram of the voltagelevel transferring circuit 123 according to an embodiment of the invention; -
FIG. 6 is a schematic diagram of the currentsource setting circuit 124 according to an embodiment of the invention. - The following description is of the best-contemplated mode of carrying out the invention. This description is made for the purpose of illustrating the general principles of the invention and should not be taken in a limiting sense. The scope of the invention is best determined by reference to the appended claims.
-
FIG. 1 is a block diagram of the digital-to-analog Converter (DAC) 100 according to an embodiment of the invention. TheDAC 100 may be applied to 28-nanometer (nm) manufacturing process technology. As shown inFIG. 1 , theDAC 100 includes abandgap circuit 110, a high-voltage tolerance circuit 120, acurrent source array 130, aswitch circuit 140, adecoder 150, and an electrostatic discharge (ESD)device 160. Note that, in order to clarify the concept of the invention,FIG. 1 is a simplified block diagram in which only the elements relevant to the invention are shown. However, the invention should not be limited to what is shown inFIG. 1 . - In an embodiment of the invention, the high-
voltage tolerance circuit 120 which replaces the traditional current source circuit is configured in theDAC 100. This ensures that theDAC 100 can work with the 1.8V-2.5V power-source voltage to achieve a higher linearity when theDAC 100 is in the TV mode. The details of the high-voltage tolerance circuit 120 are discussed below. Note that, because other elements of theDAC 100 are known in the art, a detailed description of these elements is not provided. -
FIG. 2 is a block diagram of the high-voltage tolerance circuit 120 according to an embodiment of the invention. As shown in FIG.2, the high-voltage tolerance circuit 120 includes a clamping referencevoltage generating circuit 121, anoperational amplifier circuit 122, a voltagelevel transferring circuit 123 and a currentsource setting circuit 124. Note that, in order to clarify the concept of the invention,FIG. 2 is a simplified block diagram in which only the elements relevant to the invention are shown. However, the invention should not be limited to what is shown inFIG. 2 . - In an embodiment of the invention, the clamping reference
voltage generating circuit 121 is configured to generate a reference voltage VREF which is directly proportional to power-source voltage (e.g. a power-source voltage VDDA). Details of the clamping referencevoltage generating circuit 121 are illustrated inFIG. 3 and are described below. -
FIG. 3 is a schematic diagram of the clamping referencevoltage generating circuit 121 according to an embodiment of the invention. As shown inFIG. 3 , the clamping referencevoltage generating circuit 121 includes a first transistor M1. The clamping referencevoltage generating circuit 121 may generate the reference voltage VREF according to the power-source voltage VDDA and the gate-to-source voltage (VGS) of the first transistor M1. Specifically, the reference voltage VREF is defined as VREF=VDDA−VGS, and the reference voltage VREF is increased along with the increased power-source voltage VDDA. In an embodiment of the invention, the power-source voltage VDDA is a high-power source voltage, its voltage value is greater than or equal to the normal power-source voltage VDDB (1.8V), e.g. 1.8V-2.5V. In an embodiment of the invention, the first transistor M1 is a P-channel Metal-Oxide-Semiconductor Field-Effect Transistor (PMOSFET). After the clamping referencevoltage generating circuit 121 generates the reference voltage VREF, the clamping referencevoltage generating circuit 121 will provide the reference voltage VREF to theoperational amplifier circuit 122, the voltagelevel transferring circuit 123, and the currentsource setting circuit 124. - In an embodiment of the invention, the
operational amplifier circuit 122 includes afirst clamping circuit 125. Theoperational amplifier circuit 122 chooses to adopt the reference voltage VREF or the normal power-source voltage VDDB to control the node voltages of each branch of theoperational amplifier circuit 122 according to the logical level of an input signal (e.g. a power down (PD) signal) of thefirst clamping circuit 125. Details of theoperational amplifier circuit 122 are illustrated inFIG. 4 and are described below. -
FIG. 4 is a schematic diagram of theoperational amplifier circuit 122 according to an embodiment of the invention. Theoperational amplifier circuit 122 has two input ends to receive the signals VIN and VIP. In an embodiment of the invention, the signal VIN is regarded as the bandgap voltage VBG generated by thebandgap circuit 110 inFIG. 1 , and the signal VIP is regarded as the voltage VSET corresponding to the resistor RSET inFIG. 2 . Theoperational amplifier circuit 122 generates a signal VOUT according to the signals VIN and VIP. In an embodiment of the invention, the signal VOUT is regarded as the first offset voltage IBIAS1 shown inFIG. 2 andFIG. 6 . As shown inFIG. 4 , thefirst clamping circuit 125 includes a second transistor M2 and a third transistor M3, where the transistor M2 is a N-channel Metal-Oxide-Semiconductor Field-Effect Transistor (NMOSFET), and the transistor M3 is a P-channel Metal-Oxide-Semiconductor Field-Effect Transistor (PMOSFET). - When the high-
voltage tolerance circuit 120 works in a normal working state, theoperational amplifier circuit 122 may turn on the transistor M2 and clamp the source electric potential of the transistor M2 to a first voltage to ensure that other transistors (e.g. the transistors of the currentsource offset circuit 410 and current mirror load circuit 420) in each branch can work within a safe voltage range to avoid the breakdown of the transistors caused by the higher voltage. In an embodiment of the invention, the first voltage is defined as the value of the difference between the reference voltage VREF and the gate-to-source voltage (VGS) of the second transistor M2 (i.e. VREF- VGS). InFIG. 4 , the signal PD′ which is received by the current source offsetcircuit 410 is the signal which has been transferred by the voltage level transferring circuit 123 (details of the operation will be discussed in FIG.5). - When the high-
voltage tolerance circuit 120 works in a power down state, theoperational amplifier circuit 122 may turn on the transistor M3 and turns off the transistor M2, and increase the node voltages of each branch of the of theoperational amplifier circuit 122 to the normal power-source voltage VDDB to avoid the breakdown of all transistors of theoperational amplifier circuit 122. - In an embodiment of the invention, the voltage
level transferring circuit 123 is configured to transfer a logical signal level of an input signal. The details of the voltagelevel transferring circuit 123 will be illustrated inFIG. 5 . -
FIG. 5 is a schematic diagram of the voltagelevel transferring circuit 123 according to an embodiment of the invention. As shown inFIG. 5 , the voltagelevel transferring circuit 123 includes asecond clamping circuit 126. Thesecond clamping circuit 126 includes a firstsub-clamping circuit 127 and a secondsub-clamping circuit 128. The firstsub-clamping circuit 127 includes a fourth transistor M4 and a fifth transistor M5. The secondsub-clamping circuit 128 includes a sixth transistor M6 and a seventh transistor M7. That is to say, the fourth transistor M4 is coupled to the fifth transistor M5, and the sixth transistor M6 is coupled to the seventh transistor M7. In an embodiment of the invention, the fourth transistor M4 and the sixth transistor M6 are P-channel Metal-Oxide-Semiconductor Field-Effect Transistors (PMOSFETs) and the fifth transistor M5 and the seventh transistor M7 are N-channel Metal-Oxide-Semiconductor Field-Effect Transistors (PMOSFETs). - The voltage
level transferring circuit 123 may transfer the logical signal level of a input signal (e.g. a power down signal) through thesecond clamping circuit 126 to ensure that the high-voltage tolerance circuit 120 can work in the high-power source voltage, and maintain a safe voltage environment (i.e. the breakdown of the transistor will not occur). In an embodiment of the invention, the voltagelevel transferring circuit 123 may transfer the high logical signal level of the input signal from the normal-power source voltage VDDB to higher-power source voltage VDDA by thesecond clamping circuit 126, and transfer the low logical signal level of the input signal from GND to the reference voltage VREF which is generated by the clamping referencevoltage generating circuit 121. In the embodiment of the invention, the voltagelevel transferring circuit 123 transfers the power down signal PD to the output signal PD′, and the output signal PD′ is provided to the current source offsetcircuit 410 ofFIG. 4 and to the currentsource setting circuit 124. - In an embodiment of the invention, the current
source setting circuit 124 is configured to control theDAC 100 to work in a TV mode or a Cathode Ray Tube (CRT) mode according to a mode selecting signal. The details of the currentsource setting circuit 124 are illustrated inFIG. 6 . -
FIG. 6 is a schematic diagram of the currentsource setting circuit 124 according to an embodiment of the invention. As shown inFIG. 6 , when theDAC 100 works in a normal working state, the currentsource setting circuit 124 may control theDAC 100 to work in a TV mode or in a CRT mode according to the mode selecting signal MODE input from thelogical decision circuit 610. The currentsource setting circuit 124 may control different numbers of mirror current sources coupled to the resistor RSET according to different selected modes by theswitch circuit 620 to generate different proportions of mirror current and different output voltages corresponding to the TV mode or CRT mode. - In an embodiment of the invention, the current
source setting circuit 124 may be configured to set a first offset voltage IBIAS1 and a second offset voltage IBIAS2. In an embodiment of the invention, the currentsource setting circuit 124 is configured to set multiple offset voltages IBIAS. When theDAC 100 works in the power down state, the currentsource setting circuit 124 may turn off all circuits coupled with theswitch circuit 620 according to the power down signal PD which is input from thelogical decision circuit 610. In addition, whenDAC 100 works in the power down state, the currentsource setting circuit 124 increases the first offset voltage IBIAS1 and the second offset voltage IBIAS2 to the power-source voltage VDDA and increase the internal node voltages of the currentsource setting circuit 124 to the normal power-source voltage VDDB to protect the elements of the high-voltage tolerance circuit 120. InFIG. 6 , the currentsource setting circuit 124 increases the internal node voltages to the normal power-source voltage VDDB according to the power down signal PD and increases the first offset voltage IBIAS1 and the second offset voltage IBIAS2 to the power-source voltage VDDA according to the output signal PD′. - In an embodiment of the invention, the high-
voltage tolerance circuit 120 further includes an electrostatic discharge (ESD) device (not shown in figures) to increase protection from static electric shock. - The high-
voltage tolerance circuit 120 of the invention can be applied in the (video) DAC designed for the 28-nanometer (nm) manufacturing process. Because the reference voltage VREF of the high-voltage tolerance circuit 120 is directly proportional to the power-source voltage VDDA, when the power-source voltage is changed to 1.8V-2.5V, the clamping voltage of each circuit of the DAC will be changed along with the changes of the power-source voltage guaranteeing that the DAC can work normally in certain voltage ranges (i.e. 1.8V-2.5V). Therefore, for a (video) DAC that is designed for the 28-nanometer (nm) manufacturing process and has a high-voltage tolerance circuit 120, when the DAC works in the TV mode, the DAC can work normally with a power-source voltage of 1.8V-2.5V. In addition, when the DAC is switched to work in the CRT mode, the high-voltage tolerance circuit 120 can work normally with a power-source voltage of 1.8V. Therefore, in the product test, a suitable power-source voltage will be able to be selected according to the test results and power consumption requirements. - Use of ordinal terms such as “first”, “second”, “third”, etc., in the claims to modify a claim element does not by itself connote any priority, precedence, or order of one claim element over another or the temporal order in which acts of a method are performed, but are used merely as labels to distinguish one claim element having a certain name from another element having the same name (but for use of the ordinal term) to distinguish the claim elements.
- Reference throughout this specification to “one embodiment” or “an embodiment” means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment of the invention, but does not denote that they are present in every embodiment. Thus, the appearance of the phrases “in one embodiment” or “in an embodiment” in various places throughout this specification are not necessarily referring to the same embodiment of the invention.
- The above paragraphs describe many aspects of the invention. Obviously, the teaching of the invention can be accomplished by many methods, and any specific configurations or functions in the disclosed embodiments only present a representative condition. Those who are skilled in this technology will understand that all of the disclosed aspects in the invention can be applied independently or be incorporated.
- While the invention has been described by way of example and in terms of preferred embodiment, it is to be understood that the invention is not limited thereto. Those who are skilled in this technology can still make various alterations and modifications without departing from the scope and spirit of this invention. Therefore, the scope of the present invention shall be defined and protected by the following claims and their equivalents.
Claims (20)
1. A digital-to-analog converter, comprising:
a high-voltage tolerance circuit, configured to generate a reference voltage and select the reference voltage or a first power-source voltage to control a node voltage of each branch of an operational amplifier circuit of the high-voltage tolerance circuit according a logical signal level of an input signal,
wherein the high-voltage tolerance circuit comprises a first transistor and the high-voltage tolerance circuit generates the reference voltage according to a second power-source voltage and a gate-to-source voltage of the first transistor.
2. The digital-to-analog converter of claim 1 , wherein the high-voltage tolerance circuit comprises a voltage level transferring circuit which is configured to transfer the voltage level of the input signal.
3. The digital-to-analog converter of claim 1 , wherein the high-voltage tolerance circuit comprises a current source setting circuit which is configured to control the digital-to-analog converter to work in a TV mode or a CRT mode according to a mode selecting signal.
4. The digital-to-analog converter of claim 1 , wherein the second power-source voltage is greater than or equal to the first power-source voltage.
5. The digital-to-analog converter of claim 1 , wherein in a normal working state, the high-voltage tolerance circuit turns on a second transistor, and clamps a source voltage of the second transistor to a first voltage.
6. The digital-to-analog converter of claim 5 , wherein the first voltage is a difference of the reference voltage and a gate-to-source voltage of the second transistor.
7. The digital-to-analog converter of claim 1 , wherein in a power down state, the high-voltage tolerance circuit turns on a third transistor, and increases the node voltage of each branch of the operational amplifier circuit to the first power-source voltage.
8. The digital-to-analog converter of claim 2 , wherein the voltage level transferring circuit is configured to transfer the voltage level of the input signal by a clamping circuit to ensure that a high-voltage level of the input signal is transferred to a second power-source voltage and a low voltage level of the input signal is transferred to the reference voltage, and wherein the second power-source voltage is greater than or equal to the first power-source voltage.
9. The digital-to-analog converter of claim 3 , wherein in a normal working state, the current source setting circuit controls the digital-to-analog converter to work in the TV mode or the CRT mode according to the mode selecting signal, and generates a different output voltage corresponding to the TV mode or the CRT mode according to the selected mode.
10. The digital-to-analog converter of claim 3 , wherein the current source setting circuit is configured to set at least one offset voltage, wherein in a power down state, the current source setting circuit increases the offset voltage to a second power-source voltage and increases internal node voltages of the current source setting circuit to the first power-source voltage, wherein the second power-source voltage is greater than or equal to the first power-source voltage.
11. A high-voltage tolerance circuit, wherein the high-voltage tolerance circuit is comprised in a digital-to-analog converter, and the high-voltage tolerance circuit comprises:
a clamping reference voltage generating circuit, configured to generate a reference voltage; and
an operational amplifier circuit, comprising a first clamping circuit, and selecting the reference voltage or a first power-source voltage to control a node voltage of each branch of the operational amplifier circuit according a logical signal level of an input signal by the first clamping circuit,
wherein the clamping reference voltage generating circuit comprises a first transistor and the clamping reference voltage generating circuit generates the reference voltage according to a second power-source voltage and a gate-to-source voltage of the first transistor.
12. The high-voltage tolerance circuit of claim 11 , further comprising:
a voltage level transferring circuit, configured to transfer the voltage level of the input signal.
13. The high-voltage tolerance circuit of claim 11 , further comprising:
a current source setting circuit, configured to control the digital-to-analog converter to work in a TV mode or a CRT mode according to a mode selecting signal.
14. The high-voltage tolerance circuit of claim 11 , wherein the second power-source voltage is greater than or equal to the first power-source voltage.
15. The high-voltage tolerance circuit of claim 11 , wherein in a normal working state, the operational amplifier circuit turns on a second transistor of the first clamping circuit, and clamps a source voltage of the second transistor to a first voltage.
16. The high-voltage tolerance circuit of claim 15 , wherein the first voltage is the difference of the reference voltage and a gate-to-source voltage of the second transistor.
17. The high-voltage tolerance circuit of claim 11 , wherein in a power down state, the operational amplifier circuit turns on a third transistor of the first clamping circuit, and increases the node voltage of each branch of the operational amplifier circuit to the first power-source voltage.
18. The high-voltage tolerance circuit of claim 12 , wherein the voltage level transferring circuit comprises a second clamping circuit, wherein the second clamping circuit is configured to transfer the voltage level of the input signal to ensure a high-voltage level of the input signal is transferred to a second power-source voltage and a low voltage level of the input signal is transferred to the reference voltage, and wherein the second power-source voltage is greater than or equal to the first power-source voltage.
19. The high-voltage tolerance circuit of claim 13 , wherein in a normal working state, the current source setting circuit controls the digital-to-analog converter to work in the TV mode or the CRT mode according to the mode selecting signal, and generates a different output voltage corresponding to the TV mode or the CRT mode according to the selected mode.
20. The high-voltage tolerance circuit of claim 13 , wherein the current source setting circuit is configured to set at least one offset voltage, wherein in a power down state, the current source setting circuit increases the offset voltage to a second power-source voltage and increases the internal node voltages of the current source setting circuit to the first power-source voltage, wherein the second power-source voltage is greater than or equal to the first power-source voltage.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201510890854 | 2015-12-04 | ||
CN201510890854.6 | 2015-12-04 | ||
CN201510890854.6A CN105337616B (en) | 2015-12-04 | 2015-12-04 | Digital to Analog Converter and high pressure Circuit with tolerance |
Publications (2)
Publication Number | Publication Date |
---|---|
US20170163249A1 true US20170163249A1 (en) | 2017-06-08 |
US9680456B1 US9680456B1 (en) | 2017-06-13 |
Family
ID=55287954
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/969,459 Active US9680456B1 (en) | 2015-12-04 | 2015-12-15 | Digital-to-analog converter and high-voltage tolerance circuit |
Country Status (3)
Country | Link |
---|---|
US (1) | US9680456B1 (en) |
CN (1) | CN105337616B (en) |
TW (1) | TWI586110B (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10015027B2 (en) | 2014-10-22 | 2018-07-03 | Micron Technology, Inc. | Apparatuses and methods for adding offset delays to signal lines of multi-level communication architectures |
US9911469B1 (en) * | 2016-11-10 | 2018-03-06 | Micron Technology, Inc. | Apparatuses and methods for power efficient driver circuits |
WO2020242793A1 (en) | 2019-05-30 | 2020-12-03 | Micron Technology, Inc. | Apparatuses and methods including multilevel command and address signals |
Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6316926B1 (en) * | 2000-05-19 | 2001-11-13 | Stmicroelectronics S.R.L. | Switching control circuit |
US6507241B1 (en) * | 2000-10-03 | 2003-01-14 | International Business Machines Corporation | Method and circuit for automatically correcting offset voltage |
US6590456B2 (en) * | 2001-07-17 | 2003-07-08 | Analog Devices, Inc. | Active cascode amplifier with an amplitude limiter |
US6718275B2 (en) * | 2001-03-19 | 2004-04-06 | Denso Corporation | Trimming circuit for a physical quantity sensor |
US20050200400A1 (en) * | 2003-06-27 | 2005-09-15 | Fujitsu Limited | Semiconductor integrated circuit with reduced current consumption |
US20060103453A1 (en) * | 2004-10-28 | 2006-05-18 | Stmicroelectronics S.R.L. | Voltage down converter |
US20080238482A1 (en) * | 2007-03-27 | 2008-10-02 | Kathy Tian | Transmitter swing control circuit and method |
US20090243663A1 (en) * | 2008-03-31 | 2009-10-01 | Sreenivasa Chalamala | Analog comparator comprising a digital offset compensation |
US8310849B2 (en) * | 2009-09-07 | 2012-11-13 | Niko Semiconductor Co., Ltd. | Pulse width modulation regulator IC and circuit thereof |
US8432144B2 (en) * | 2010-06-21 | 2013-04-30 | Renesas Electronics Corporation | Regulator circuit |
US20140333348A1 (en) * | 2013-05-13 | 2014-11-13 | Ili Technology Corp. | Current-to-voltage converter and electronic apparatus thereof |
US20150187335A1 (en) * | 2013-12-27 | 2015-07-02 | Sony Corporation | Comparator circuit, comparator circuit control method, a/d conversion circuit, and display apparatus |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5173846A (en) * | 1991-03-13 | 1992-12-22 | Astec International Ltd. | Zero voltage switching power converter |
US5703588A (en) * | 1996-10-15 | 1997-12-30 | Atmel Corporation | Digital to analog converter with dual resistor string |
WO2010114014A1 (en) * | 2009-04-01 | 2010-10-07 | ローム株式会社 | Liquid crystal driving apparatus |
CN102572213A (en) * | 2010-12-14 | 2012-07-11 | 深圳市英康仕电子有限公司 | Video conversion device |
CN103869867B (en) * | 2014-03-04 | 2015-06-03 | 芯原微电子(上海)有限公司 | Chopped wave band-gap reference circuit |
-
2015
- 2015-12-04 CN CN201510890854.6A patent/CN105337616B/en active Active
- 2015-12-14 TW TW104141872A patent/TWI586110B/en active
- 2015-12-15 US US14/969,459 patent/US9680456B1/en active Active
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6316926B1 (en) * | 2000-05-19 | 2001-11-13 | Stmicroelectronics S.R.L. | Switching control circuit |
US6507241B1 (en) * | 2000-10-03 | 2003-01-14 | International Business Machines Corporation | Method and circuit for automatically correcting offset voltage |
US6718275B2 (en) * | 2001-03-19 | 2004-04-06 | Denso Corporation | Trimming circuit for a physical quantity sensor |
US6590456B2 (en) * | 2001-07-17 | 2003-07-08 | Analog Devices, Inc. | Active cascode amplifier with an amplitude limiter |
US20050200400A1 (en) * | 2003-06-27 | 2005-09-15 | Fujitsu Limited | Semiconductor integrated circuit with reduced current consumption |
US20060103453A1 (en) * | 2004-10-28 | 2006-05-18 | Stmicroelectronics S.R.L. | Voltage down converter |
US20080238482A1 (en) * | 2007-03-27 | 2008-10-02 | Kathy Tian | Transmitter swing control circuit and method |
US20090243663A1 (en) * | 2008-03-31 | 2009-10-01 | Sreenivasa Chalamala | Analog comparator comprising a digital offset compensation |
US8310849B2 (en) * | 2009-09-07 | 2012-11-13 | Niko Semiconductor Co., Ltd. | Pulse width modulation regulator IC and circuit thereof |
US8432144B2 (en) * | 2010-06-21 | 2013-04-30 | Renesas Electronics Corporation | Regulator circuit |
US20140333348A1 (en) * | 2013-05-13 | 2014-11-13 | Ili Technology Corp. | Current-to-voltage converter and electronic apparatus thereof |
US20150187335A1 (en) * | 2013-12-27 | 2015-07-02 | Sony Corporation | Comparator circuit, comparator circuit control method, a/d conversion circuit, and display apparatus |
Also Published As
Publication number | Publication date |
---|---|
TWI586110B (en) | 2017-06-01 |
TW201722084A (en) | 2017-06-16 |
CN105337616B (en) | 2018-11-20 |
US9680456B1 (en) | 2017-06-13 |
CN105337616A (en) | 2016-02-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9520869B2 (en) | Analog multiplexer | |
US6518818B1 (en) | High voltage CMOS output driver in low voltage process | |
US20130009623A1 (en) | Four-quadrant bootstrapped switch circuit | |
US9680456B1 (en) | Digital-to-analog converter and high-voltage tolerance circuit | |
US9323273B2 (en) | Current steering mode digital-to-analog converter circuit configured to generate variable output current | |
CN111210768B (en) | Sensing circuit of organic light emitting diode driving device and driving device thereof | |
US10914761B2 (en) | Voltage detector | |
US11567522B2 (en) | Voltage reference buffer circuit | |
US10254781B2 (en) | Voltage source | |
US8143812B2 (en) | Clamp to enable low voltage switching for high voltage terminal applications | |
US10515709B2 (en) | Sample- and-hold circuit and display device | |
EP3041141B1 (en) | I/o driving circuit and control signal generating circuit | |
CN108427472B (en) | Reference voltage output circuit | |
US9690316B2 (en) | Integrated circuit and method for driving the same | |
US10476447B2 (en) | Source follower | |
US20190179355A1 (en) | Low supply active current mirror | |
JP7301544B2 (en) | comparator circuit | |
US11558043B2 (en) | Voltage adjust circuit and operation method thereof | |
JP2020537443A (en) | Amplifier with switchable BIAS circuit | |
US6590443B1 (en) | Dynamic biasing for cascoded transistors to double operating supply voltage | |
JP7405595B2 (en) | input protection circuit | |
US11507123B2 (en) | Constant voltage circuit | |
US8531056B2 (en) | Low dropout regulator with multiplexed power supplies | |
US20240113727A1 (en) | Digital-to-analog converters with triode switches | |
JP3925686B2 (en) | Output limiting circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: VIA ALLIANCE SEMICONDUCTOR CO., LTD., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MA, ZHEN;REEL/FRAME:037293/0871 Effective date: 20151201 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |