US20170018421A1 - Stress relaxed buffer layer on textured silicon surface - Google Patents
Stress relaxed buffer layer on textured silicon surface Download PDFInfo
- Publication number
- US20170018421A1 US20170018421A1 US14/797,531 US201514797531A US2017018421A1 US 20170018421 A1 US20170018421 A1 US 20170018421A1 US 201514797531 A US201514797531 A US 201514797531A US 2017018421 A1 US2017018421 A1 US 2017018421A1
- Authority
- US
- United States
- Prior art keywords
- wafer
- low
- seed layer
- textured
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 title claims abstract description 6
- 229910052710 silicon Inorganic materials 0.000 title claims abstract description 6
- 239000010703 silicon Substances 0.000 title claims abstract description 6
- 238000000034 method Methods 0.000 claims abstract description 25
- 238000000151 deposition Methods 0.000 claims abstract description 6
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 claims description 9
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims description 9
- KXNLCSXBJCPWGL-UHFFFAOYSA-N [Ga].[As].[In] Chemical compound [Ga].[As].[In] KXNLCSXBJCPWGL-UHFFFAOYSA-N 0.000 claims description 9
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 claims description 8
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 claims description 7
- 229910001218 Gallium arsenide Inorganic materials 0.000 claims description 5
- 238000005530 etching Methods 0.000 claims description 5
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 claims description 3
- 229910052732 germanium Inorganic materials 0.000 claims description 3
- 229910020751 SixGe1-x Inorganic materials 0.000 claims description 2
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 2
- 235000012431 wafers Nutrition 0.000 description 43
- 230000007547 defect Effects 0.000 description 7
- HEMHJVSKTPXQMS-UHFFFAOYSA-M Sodium hydroxide Chemical compound [OH-].[Na+] HEMHJVSKTPXQMS-UHFFFAOYSA-M 0.000 description 6
- 239000000463 material Substances 0.000 description 5
- 239000004065 semiconductor Substances 0.000 description 5
- 230000000694 effects Effects 0.000 description 4
- 238000012986 modification Methods 0.000 description 4
- 230000004048 modification Effects 0.000 description 4
- WGTYBPLFGIVFAS-UHFFFAOYSA-M tetramethylammonium hydroxide Chemical compound [OH-].C[N+](C)(C)C WGTYBPLFGIVFAS-UHFFFAOYSA-M 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000001000 micrograph Methods 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- 238000001039 wet etching Methods 0.000 description 2
- KWYUFKZDYYNOTN-UHFFFAOYSA-M Potassium hydroxide Chemical compound [OH-].[K+] KWYUFKZDYYNOTN-UHFFFAOYSA-M 0.000 description 1
- 229910018503 SF6 Inorganic materials 0.000 description 1
- 239000007864 aqueous solution Substances 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 229910021419 crystalline silicon Inorganic materials 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 238000001035 drying Methods 0.000 description 1
- 239000004615 ingredient Substances 0.000 description 1
- 239000013461 intermediate chemical Substances 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 238000001451 molecular beam epitaxy Methods 0.000 description 1
- 230000006855 networking Effects 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 239000000243 solution Substances 0.000 description 1
- SFZCNBIFKDRMGX-UHFFFAOYSA-N sulfur hexafluoride Chemical compound FS(F)(F)(F)(F)F SFZCNBIFKDRMGX-UHFFFAOYSA-N 0.000 description 1
- 229960000909 sulfur hexafluoride Drugs 0.000 description 1
- 230000003746 surface roughness Effects 0.000 description 1
- 238000004627 transmission electron microscopy Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/02636—Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
- H01L21/02647—Lateral overgrowth
- H01L21/0265—Pendeoepitaxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02373—Group 14 semiconducting materials
- H01L21/02381—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/02428—Structure
- H01L21/0243—Surface structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/02433—Crystal orientation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02441—Group 14 semiconducting materials
- H01L21/0245—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02455—Group 13/15 materials
- H01L21/02461—Phosphides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02455—Group 13/15 materials
- H01L21/02463—Arsenides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02538—Group 13/15 materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02538—Group 13/15 materials
- H01L21/02543—Phosphides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02538—Group 13/15 materials
- H01L21/02546—Arsenides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/02636—Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
- H01L21/02639—Preparation of substrate for selective deposition
- H01L21/02645—Seed materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/30625—With simultaneous mechanical treatment, e.g. mechanico-chemical polishing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/32115—Planarisation
- H01L21/3212—Planarisation by chemical mechanical polishing [CMP]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
- H01L29/161—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table including two or more of the elements provided for in group H01L29/16, e.g. alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/201—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys
Definitions
- the present disclosure relates to the manufacture of semiconductor devices.
- the present disclosure relates to a stress relaxed buffer (SRB) layer used in manufacturing a semiconductor device in the 14 nm, 10 nm, 7 nm, 5 nm, and 3 nm technology nodes.
- SRB stress relaxed buffer
- SRB layers including gallium arsenide (GaAs) or silicon germanium (SiGe) stepped or graded, are useful in achieving stress relaxation.
- the SRB layers are thick (e.g., ranging between 2 ⁇ m to 2.5 ⁇ m) and therefore expensive.
- CMP chemical mechanical polishing
- An aspect of the present disclosure includes texturing or grooving an upper surface of a Si wafer, epitaxially growing a low-temperature seed layer on the textured or grooved surface of the Si wafer, and depositing (epi-growing) a SRB layer over the seed layer. Defects can be locally confined or trapped to within 10 nm of seed epi thickness on a textured Si surface.
- Another aspect of the present disclosure is a device including a textured upper surface of a Si wafer, an epitaxially grown low-temperature seed layer on the textured surface of the Si wafer, and a SRB layer over the seed layer.
- Additional aspects of the present disclosure include providing ⁇ 111> surface within ‘V-groove’ recessed trench and growing low temperature thin epi-seed layer leads to efficient defect confinement and sufficient lattice parameter relaxation.
- the subsequent SRB layer is sufficiently defect-free and thin to provide good quality epi prior epi growth of the channel material.
- a ⁇ 111> surface is created by means of wafer texturing or grooving.
- some technical effects may be achieved in part by a method including: forming a textured surface or V-grooved surface in an upper surface of a Si wafer; epitaxially growing a low-temperature seed layer on the textured surface of the Si wafer; depositing a SRB layer over the low-temperature seed layer; and planarizing an upper surface of the SRB layer.
- aspects of the present disclosure include planarizing the upper surface of the SRB layer with CMP.
- Other aspects include epitaxially growing the low-temperature seed layer in trenches of the textured surface of the Si wafer. Further aspects include epitaxially growing the low-temperature seed layer to a thickness of 10 nm to 40 nm. Additional aspects include the pyramids having a depth of less than 200 nm.
- Other aspects include the low-temperature seed layer including germanium (Ge), indium phosphide (InP), or gallium arsenide (GaAs).
- Further aspects include epi growth of the SRB layer over the low-temperature seed layer at a thickness of 200 to 300 nm, wherein the SRB layer includes silicon germanium (SiGe), indium gallium arsenide (InGaAs), or indium gallium arsenide phosphide (Ga x In 1-x As y P 1-y ). Additional aspects include forming the textured surface on the upper surface of the Si wafer including forming pyramids in the upper surface of the Si wafer by etching, wherein the pyramids have a height less than 200 nm. Another aspect includes the pyramids having a Si ⁇ 111> surface. Additional aspects include parallel V-grooves on top of the wafer.
- Another aspect of the present disclosure is a method including: forming a textured surface in an upper surface of a Si wafer, wherein the textured surface includes a Si ⁇ 111> surface; epitaxially growing a low-temperature seed layer on the textured surface of the Si wafer, the low-temperature seed layer including Ge, InP, or GaAs; epi-growing a SRB layer over the low-temperature seed layer at a thickness of 200 to 300 nm, wherein the SRB layer includes SiGe, InGaAs, or Ga x In 1-x As y P 1-y ; and planarizing an upper surface of the SRB layer.
- aspects include epitaxially growing the low-temperature seed layer to a thickness of 10 nm to 40 nm. Further aspects include planarizing the upper surface of the SRB layer with CMP. Additional aspects include forming the textured surface on the upper surface of the Si wafer by forming pyramids or V-grooves in the upper surface of the Si wafer.
- Another aspect of the present disclosure is a device including a Si wafer including a textured upper surface; an epitaxially grown low-temperature seed layer deposited on the textured surface of the Si wafer; and a SRB layer deposited over the low-temperature seed layer.
- aspects include the epitaxially grown the low-temperature seed layer having a thickness of 10 nm to 40 nm.
- Further aspects include the textured surface of the Si wafer including pyramids having a Si ⁇ 111> surface, or V-grooves having a Si ⁇ 111> surfaces.
- Other aspects include the low-temperature seed layer including Ge, InP, or GaAs.
- Additional aspects include the SRB layer including SiGe, InGaAs, or Ga x In 1-x As y P 1-y .
- FIGS. 1, 2A, 4 and 5 schematically illustrate cross sectional views of a process flow to produce a SRB layer on a textured Si wafer, in accordance with an exemplary embodiment.
- FIG. 2B is a scanning electron microscope image of a textured Si wafer surface.
- FIG. 2C is a drawing of pyramid shapes formed in surface of Si wafer.
- the present disclosure addresses and solves the current problem of dislocation defects generated when growing semiconductor materials, such as SRB layers, on Si wafers.
- Methodology in accordance with embodiments of the present disclosure includes forming a textured or grooved surface in an upper surface of a Si wafer; epitaxially growing a low-temperature seed layer on the textured surface of the Si wafer; depositing a SRB layer over the low-temperature seed layer; and planarizing an upper surface of the SRB layer.
- FIG. 1 illustrates, in cross section, an example of Si wafer 101 having a smooth upper surface 103 .
- the Si wafer can have a variety of diameters from 25.4 mm to 450 mm and can be formed of a crystalline Si.
- the Si wafer serves as a substrate for microelectronic devices built in and over the wafer and undergoes many microfabrication process steps such as doping or ion implantation, etching, deposition of various materials, and photolithographic patterning.
- the Si wafer 101 is textured to form a plurality of pyramid shapes 201 on the upper surface 103 of the Si wafer.
- the pyramid shapes 201 have a peak 203 and a trench 205 .
- the height of each pyramid shape 201 from its peak 203 to the bottom of trench 205 is between 100 nm to 200 nm.
- the textured surface of the Si wafer 101 is formed on one side of the Si wafer 101 by etching processes including dry or wet etching processes or a combination of wet/dry process to form the pyramid shapes 201 .
- a dry etch process such as a sulfur hexafluoride based dry etch can be used to produce the irregularities on the surface of the Si wafer 101 .
- FIG. 2B is a scanning electron microscope image of a textured Si wafer 101 showing the plurality of pyramid shapes 201 .
- FIG. 2C is a drawing representing a portion of the randomly formed pyramids 201 in the image of FIG. 2B .
- a masking and orientation selective V-groove etching can be performed on the Si wafer 101 .
- long and parallel V-groove trenches 301 are formed across the Si wafer 101 , as illustrated in FIG. 3 .
- an epitaxially grown low-temperature seed layer 401 is formed on the textured surface of the Si wafer 101 .
- the low-temperature seed layer 401 is formed over the pyramid shapes 201 such that the peaks 203 and trenches 205 are covered with the epitaxially grown low-temperature seed layer 401 .
- the low-temperature seed layer 401 is grown to a thickness of 10 to 40 nm, for example 20 nm.
- the low-temperature seed layer includes typically Ge, InP, or GaAs.
- the temperature at which the seed layer 401 is epitaxially grown ranges between 400 and 700° C.
- a chemical vapor deposition (CVD) or molecular beam epitaxy (MBE) processes can be used to epitaxially grow the seed layer 401 .
- a SRB layer 501 is deposited over the low-temperature seed layer 401 .
- the upper surface 503 of SRB layer 501 is shown planarized. Planarization can be performed with CMP.
- the SRB layer 501 is formed over the low-temperature seed layer 401 at a thickness of 200 to 500 nm.
- the SRB layer 501 includes a high mobility channel material including Ge, Si x Ge 1-x , InGaAs, or Ga x In 1-x As y P 1-y .
- the silicon wafer 101 can be further processed such as adding channels.
- the pyramids 201 can be detected by cross-sectional transmission electron microscopy (X-TEM).
- the embodiments of the present disclosure can achieve several technical effects, such as a quick formation of a fully relaxed SRB layer.
- the present invention allows for the formation of the SRB layer with a low cost process.
- Devices formed in accordance with embodiments of the present disclosure enjoy utility in various industrial applications, e.g., microprocessors, smart-phones, mobile phones, cellular handsets, set-top boxes, DVD recorders and players, automotive navigation, printers and peripherals, networking and telecom equipment, gaming systems, and digital cameras.
- the present disclosure therefore enjoys industrial applicability in the manufacture of any of various types of highly integrated semiconductor devices using Si wafers having a thin SRB layer which achieves complete stress relaxation and locally confines defects at the bottom of trenches on a textured Si surface.
- the present disclosure is particularly applicable to the 14 nm technology node and beyond.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Ceramic Engineering (AREA)
- Materials Engineering (AREA)
- Crystallography & Structural Chemistry (AREA)
- Recrystallisation Techniques (AREA)
Abstract
Description
- The present disclosure relates to the manufacture of semiconductor devices. In particular, the present disclosure relates to a stress relaxed buffer (SRB) layer used in manufacturing a semiconductor device in the 14 nm, 10 nm, 7 nm, 5 nm, and 3 nm technology nodes.
- With silicon (Si) wafers, epitaxial growth of different semiconductor materials having different lattice constants and thermal coefficients results in the generation of defects, such as dislocation defects which in turn lead to poor transistor performance and reliability issues. Substrates with SRB layers, including gallium arsenide (GaAs) or silicon germanium (SiGe) stepped or graded, are useful in achieving stress relaxation. However, the SRB layers are thick (e.g., ranging between 2 μm to 2.5 μm) and therefore expensive. Further, if an intermediate chemical mechanical polishing (CMP) step is used to planarize the layer and smoothen the surface roughness, there is a risk of having oxide residues on top before next epi step. Dielectric residues would than degrade the quality of the top epi layer.
- A need therefore exists for methodology enabling the application of a thin SRB layer which achieves complete stress relaxation and locally confines defects at the bottom of trenches on a textured Si surface and the resulting device.
- An aspect of the present disclosure includes texturing or grooving an upper surface of a Si wafer, epitaxially growing a low-temperature seed layer on the textured or grooved surface of the Si wafer, and depositing (epi-growing) a SRB layer over the seed layer. Defects can be locally confined or trapped to within 10 nm of seed epi thickness on a textured Si surface.
- Another aspect of the present disclosure is a device including a textured upper surface of a Si wafer, an epitaxially grown low-temperature seed layer on the textured surface of the Si wafer, and a SRB layer over the seed layer.
- Additional aspects of the present disclosure include providing <111> surface within ‘V-groove’ recessed trench and growing low temperature thin epi-seed layer leads to efficient defect confinement and sufficient lattice parameter relaxation. The subsequent SRB layer is sufficiently defect-free and thin to provide good quality epi prior epi growth of the channel material. A <111> surface is created by means of wafer texturing or grooving.
- Additional aspects and other features of the present disclosure will be set forth in the description which follows and in part will be apparent to those having ordinary skill in the art upon examination of the following or may be learned from the practice of the present disclosure. The advantages of the present disclosure may be realized and obtained as particularly pointed out in the appended claims.
- According to the present disclosure, some technical effects may be achieved in part by a method including: forming a textured surface or V-grooved surface in an upper surface of a Si wafer; epitaxially growing a low-temperature seed layer on the textured surface of the Si wafer; depositing a SRB layer over the low-temperature seed layer; and planarizing an upper surface of the SRB layer.
- Aspects of the present disclosure include planarizing the upper surface of the SRB layer with CMP. Other aspects include epitaxially growing the low-temperature seed layer in trenches of the textured surface of the Si wafer. Further aspects include epitaxially growing the low-temperature seed layer to a thickness of 10 nm to 40 nm. Additional aspects include the pyramids having a depth of less than 200 nm. Other aspects include the low-temperature seed layer including germanium (Ge), indium phosphide (InP), or gallium arsenide (GaAs). Further aspects include epi growth of the SRB layer over the low-temperature seed layer at a thickness of 200 to 300 nm, wherein the SRB layer includes silicon germanium (SiGe), indium gallium arsenide (InGaAs), or indium gallium arsenide phosphide (GaxIn1-xAsyP1-y). Additional aspects include forming the textured surface on the upper surface of the Si wafer including forming pyramids in the upper surface of the Si wafer by etching, wherein the pyramids have a height less than 200 nm. Another aspect includes the pyramids having a Si <111> surface. Additional aspects include parallel V-grooves on top of the wafer.
- Another aspect of the present disclosure is a method including: forming a textured surface in an upper surface of a Si wafer, wherein the textured surface includes a Si <111> surface; epitaxially growing a low-temperature seed layer on the textured surface of the Si wafer, the low-temperature seed layer including Ge, InP, or GaAs; epi-growing a SRB layer over the low-temperature seed layer at a thickness of 200 to 300 nm, wherein the SRB layer includes SiGe, InGaAs, or GaxIn1-xAsyP1-y; and planarizing an upper surface of the SRB layer.
- Aspects include epitaxially growing the low-temperature seed layer to a thickness of 10 nm to 40 nm. Further aspects include planarizing the upper surface of the SRB layer with CMP. Additional aspects include forming the textured surface on the upper surface of the Si wafer by forming pyramids or V-grooves in the upper surface of the Si wafer.
- Another aspect of the present disclosure is a device including a Si wafer including a textured upper surface; an epitaxially grown low-temperature seed layer deposited on the textured surface of the Si wafer; and a SRB layer deposited over the low-temperature seed layer. Aspects include the epitaxially grown the low-temperature seed layer having a thickness of 10 nm to 40 nm. Further aspects include the textured surface of the Si wafer including pyramids having a Si <111> surface, or V-grooves having a Si <111> surfaces. Other aspects include the low-temperature seed layer including Ge, InP, or GaAs. Additional aspects include the SRB layer including SiGe, InGaAs, or GaxIn1-xAsyP1-y.
- Additional aspects and technical effects of the present disclosure will become readily apparent to those skilled in the art from the following detailed description wherein embodiments of the present disclosure are described simply by way of illustration of the best mode contemplated to carry out the present disclosure. As will be realized, the present disclosure is capable of other and different embodiments, and its several details are capable of modifications in various obvious respects, all without departing from the present disclosure. Accordingly, the drawings and description are to be regarded as illustrative in nature, and not as restrictive.
- The present disclosure is illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawing and in which like reference numerals refer to similar elements and in which:
-
FIGS. 1, 2A, 4 and 5 schematically illustrate cross sectional views of a process flow to produce a SRB layer on a textured Si wafer, in accordance with an exemplary embodiment. -
FIG. 2B is a scanning electron microscope image of a textured Si wafer surface. -
FIG. 2C is a drawing of pyramid shapes formed in surface of Si wafer. -
FIG. 3 is a perspective view of an Si wafer surface having V-grooved trenches formed. - In the following description, for the purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of exemplary embodiments. It should be apparent, however, that exemplary embodiments may be practiced without these specific details or with an equivalent arrangement. In other instances, well-known structures and devices are shown in block diagram form in order to avoid unnecessarily obscuring exemplary embodiments. In addition, unless otherwise indicated, all numbers expressing quantities, ratios, and numerical properties of ingredients, reaction conditions, and so forth used in the specification and claims are to be understood as being modified in all instances by the term “about”.
- The present disclosure addresses and solves the current problem of dislocation defects generated when growing semiconductor materials, such as SRB layers, on Si wafers.
- Methodology in accordance with embodiments of the present disclosure includes forming a textured or grooved surface in an upper surface of a Si wafer; epitaxially growing a low-temperature seed layer on the textured surface of the Si wafer; depositing a SRB layer over the low-temperature seed layer; and planarizing an upper surface of the SRB layer.
- Still other aspects, features, and technical effects will be readily apparent to those skilled in this art from the following detailed description, wherein preferred embodiments are shown and described, simply by way of illustration of the best mode contemplated. The disclosure is capable of other and different embodiments, and its several details are capable of modifications in various obvious respects. Accordingly, the drawings and description are to be regarded as illustrative in nature, and not as restrictive.
- Adverting to
FIG. 1 illustrates, in cross section, an example of Si wafer 101 having a smoothupper surface 103. The Si wafer can have a variety of diameters from 25.4 mm to 450 mm and can be formed of a crystalline Si. The Si wafer serves as a substrate for microelectronic devices built in and over the wafer and undergoes many microfabrication process steps such as doping or ion implantation, etching, deposition of various materials, and photolithographic patterning. - Adverting to
FIG. 2A , theSi wafer 101 is textured to form a plurality ofpyramid shapes 201 on theupper surface 103 of the Si wafer. Thepyramid shapes 201 have apeak 203 and atrench 205. The height of eachpyramid shape 201 from itspeak 203 to the bottom oftrench 205 is between 100 nm to 200 nm. The textured surface of theSi wafer 101 is formed on one side of theSi wafer 101 by etching processes including dry or wet etching processes or a combination of wet/dry process to form the pyramid shapes 201. A dry etch process such as a sulfur hexafluoride based dry etch can be used to produce the irregularities on the surface of theSi wafer 101. The entire upper surface ofSi wafer 101 can be etched to provide the fine pyramid shapes 201 ranging in height between 100 to 200 nm. Thepyramids 201 have a Si <111> surface. A wet etch process can also be used to form pyramid shapes 201 less than 200 nm in height. An aqueous solution of tetramethylammonium hydroxide (TMAH), potassium hydroxide (KOH) or sodium hydroxide (NaOH) can be used as a wet etching solution. - In
FIG. 2B , is a scanning electron microscope image of atextured Si wafer 101 showing the plurality of pyramid shapes 201. InFIG. 2C , is a drawing representing a portion of the randomly formedpyramids 201 in the image ofFIG. 2B . - As an alternative to the pyramid shapes 201 formed on the
Si wafer 101, a masking and orientation selective V-groove etching can be performed on theSi wafer 101. As a result of this processing, long and parallel V-groove trenches 301 are formed across theSi wafer 101, as illustrated inFIG. 3 . - Adverting to
FIG. 4 , an epitaxially grown low-temperature seed layer 401 is formed on the textured surface of theSi wafer 101. In particular, the low-temperature seed layer 401 is formed over the pyramid shapes 201 such that thepeaks 203 andtrenches 205 are covered with the epitaxially grown low-temperature seed layer 401. The low-temperature seed layer 401 is grown to a thickness of 10 to 40 nm, for example 20 nm. The low-temperature seed layer includes typically Ge, InP, or GaAs. The temperature at which theseed layer 401 is epitaxially grown ranges between 400 and 700° C. A chemical vapor deposition (CVD) or molecular beam epitaxy (MBE) processes can be used to epitaxially grow theseed layer 401. - Adverting to
FIG. 5 , aSRB layer 501 is deposited over the low-temperature seed layer 401. Theupper surface 503 ofSRB layer 501 is shown planarized. Planarization can be performed with CMP. TheSRB layer 501 is formed over the low-temperature seed layer 401 at a thickness of 200 to 500 nm. TheSRB layer 501 includes a high mobility channel material including Ge, SixGe1-x, InGaAs, or GaxIn1-xAsyP1-y. Following the planarization of theSRB layer 501, thesilicon wafer 101 can be further processed such as adding channels. Thepyramids 201 can be detected by cross-sectional transmission electron microscopy (X-TEM). - The embodiments of the present disclosure can achieve several technical effects, such as a quick formation of a fully relaxed SRB layer. The present invention allows for the formation of the SRB layer with a low cost process.
- Devices formed in accordance with embodiments of the present disclosure enjoy utility in various industrial applications, e.g., microprocessors, smart-phones, mobile phones, cellular handsets, set-top boxes, DVD recorders and players, automotive navigation, printers and peripherals, networking and telecom equipment, gaming systems, and digital cameras. The present disclosure therefore enjoys industrial applicability in the manufacture of any of various types of highly integrated semiconductor devices using Si wafers having a thin SRB layer which achieves complete stress relaxation and locally confines defects at the bottom of trenches on a textured Si surface. The present disclosure is particularly applicable to the 14 nm technology node and beyond.
- In the preceding description, the present disclosure is described with reference to specifically exemplary embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the present disclosure, as set forth in the claims. The specification and drawings are, accordingly, to be regarded as illustrative and not as restrictive. It is understood that the present disclosure is capable of using various other combinations and embodiments and is capable of any changes or modifications within the scope of the inventive concept as expressed herein.
Claims (20)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/797,531 US9558943B1 (en) | 2015-07-13 | 2015-07-13 | Stress relaxed buffer layer on textured silicon surface |
TW105106271A TWI585858B (en) | 2015-07-13 | 2016-03-02 | Stress relaxed buffer layer on textured silicon surface |
CN201911154213.9A CN110854014A (en) | 2015-07-13 | 2016-06-30 | Stress relaxation buffer layer on non-planar silicon surface |
CN201610511090.XA CN106356284A (en) | 2015-07-13 | 2016-06-30 | Stress relaxed buffer layer on textured silicon surface |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/797,531 US9558943B1 (en) | 2015-07-13 | 2015-07-13 | Stress relaxed buffer layer on textured silicon surface |
Publications (2)
Publication Number | Publication Date |
---|---|
US20170018421A1 true US20170018421A1 (en) | 2017-01-19 |
US9558943B1 US9558943B1 (en) | 2017-01-31 |
Family
ID=57776550
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/797,531 Expired - Fee Related US9558943B1 (en) | 2015-07-13 | 2015-07-13 | Stress relaxed buffer layer on textured silicon surface |
Country Status (3)
Country | Link |
---|---|
US (1) | US9558943B1 (en) |
CN (2) | CN110854014A (en) |
TW (1) | TWI585858B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3866186A4 (en) * | 2018-11-02 | 2021-12-15 | Huawei Technologies Co., Ltd. | Silicon-based base, base substrate and manufacturing method therefor, and optoelectronic device |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102018116783B4 (en) | 2017-09-29 | 2024-05-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor substrate and method for manufacturing the same |
US20190103267A1 (en) * | 2017-09-29 | 2019-04-04 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor substrate and method of manufacturing thereof |
CN110491950A (en) * | 2019-07-10 | 2019-11-22 | 中国科学院上海技术物理研究所 | A kind of balance layer structure controlling indium gallium arsenic photosensor chip flatness |
US11515408B2 (en) | 2020-03-02 | 2022-11-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Rough buffer layer for group III-V devices on silicon |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2001043174A2 (en) * | 1999-12-13 | 2001-06-14 | North Carolina State University | Fabrication of gallium nitride layers on textured silicon substrates |
DE60233386D1 (en) * | 2001-02-14 | 2009-10-01 | Toyoda Gosei Kk | METHOD FOR PRODUCING SEMICONDUCTOR CRYSTALS AND SEMICONDUCTOR LIGHT ELEMENTS |
JP4084541B2 (en) * | 2001-02-14 | 2008-04-30 | 豊田合成株式会社 | Manufacturing method of semiconductor crystal and semiconductor light emitting device |
EP1439570A1 (en) * | 2003-01-14 | 2004-07-21 | Interuniversitair Microelektronica Centrum ( Imec) | SiGe strain relaxed buffer for high mobility devices and a method of fabricating it |
EP2104135B1 (en) * | 2008-03-20 | 2013-06-12 | Siltronic AG | A semiconductor wafer with a heteroepitaxial layer and a method for producing the wafer |
KR101671793B1 (en) * | 2010-07-01 | 2016-11-04 | 삼성전자주식회사 | Semiconductor Light Emitting Diode and Method of manufacturing thereof |
JPWO2012067079A1 (en) * | 2010-11-15 | 2014-05-12 | Hoya株式会社 | Silicon carbide substrate and semiconductor element |
CN102130224A (en) * | 2010-12-10 | 2011-07-20 | 映瑞光电科技(上海)有限公司 | Light-emitting diode and manufacturing method thereof |
US8697541B1 (en) * | 2010-12-24 | 2014-04-15 | Ananda H. Kumar | Methods and structures for preparing single crystal silicon wafers for use as substrates for epitaxial growth of crack-free gallium nitride films and devices |
JP2012184144A (en) * | 2011-03-07 | 2012-09-27 | Tokuyama Corp | Substrate with gallium nitride crystal layer, and method for producing the same |
US20130140592A1 (en) * | 2011-12-01 | 2013-06-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Light emitting diode with improved light extraction efficiency and methods of manufacturing same |
US8642430B2 (en) * | 2012-04-09 | 2014-02-04 | GlobalFoundries, Inc. | Processes for preparing stressed semiconductor wafers and for preparing devices including the stressed semiconductor wafers |
CN103563051A (en) * | 2012-05-23 | 2014-02-05 | 日本碍子株式会社 | Composite substrate, light-emitting element, and method for manufacturing composite substrate |
KR102019058B1 (en) * | 2012-08-21 | 2019-09-06 | 오지 홀딩스 가부시키가이샤 | Substrate for semiconductor light emitting elements, semiconductor light emitting element, method for producing substrate for semiconductor light emitting elements, and method for manufacturing semiconductor light emitting element |
JP6120204B2 (en) * | 2012-09-06 | 2017-04-26 | パナソニック株式会社 | Epitaxial wafer, manufacturing method thereof, and ultraviolet light emitting device |
KR101987056B1 (en) * | 2012-11-07 | 2019-06-10 | 엘지이노텍 주식회사 | Light emitting device and light emitting device package |
DE112013007072T5 (en) * | 2013-06-28 | 2016-01-28 | Intel Corporation | Nano-structures and nano-features with Si (111) planes on Si (100) wafers for III-N epitaxy |
KR102104062B1 (en) * | 2013-10-31 | 2020-04-23 | 삼성전자 주식회사 | Substrate structure, complementary metal oxide semiconductor device and method of manufacturing complementary metal oxide semiconductor |
-
2015
- 2015-07-13 US US14/797,531 patent/US9558943B1/en not_active Expired - Fee Related
-
2016
- 2016-03-02 TW TW105106271A patent/TWI585858B/en not_active IP Right Cessation
- 2016-06-30 CN CN201911154213.9A patent/CN110854014A/en active Pending
- 2016-06-30 CN CN201610511090.XA patent/CN106356284A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3866186A4 (en) * | 2018-11-02 | 2021-12-15 | Huawei Technologies Co., Ltd. | Silicon-based base, base substrate and manufacturing method therefor, and optoelectronic device |
Also Published As
Publication number | Publication date |
---|---|
US9558943B1 (en) | 2017-01-31 |
TW201703152A (en) | 2017-01-16 |
CN110854014A (en) | 2020-02-28 |
CN106356284A (en) | 2017-01-25 |
TWI585858B (en) | 2017-06-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8183134B2 (en) | Semiconductor device and manufacturing method with improved epitaxial quality of III-V compound on silicon surfaces | |
US9558943B1 (en) | Stress relaxed buffer layer on textured silicon surface | |
US9209023B2 (en) | Growing III-V compound semiconductors from trenches filled with intermediate layers | |
US9583379B2 (en) | Inverted trapezoidal recess for epitaxial growth | |
US9153431B1 (en) | Cubic phase, nitrogen-based compound semiconductor films | |
US9397169B2 (en) | Epitaxial structures | |
US9870940B2 (en) | Methods of forming nanosheets on lattice mismatched substrates | |
US9640411B2 (en) | Method for manufacturing a transistor device comprising a germanium channel material on a silicon based substrate, and associated transistor device | |
JP2015056665A (en) | Method for manufacturing transistors and associated substrate | |
CN102107852B (en) | Semiconductor nano-structure, manufacturing method and application thereof | |
US20170278925A1 (en) | Introducing material with a lower etch rate to form a t-shaped sdb sti structure | |
US20110315953A1 (en) | Method of forming compound semiconductor | |
CN102280469B (en) | Epitaxial growth of III-V compound semiconductors on silicon surfaces | |
US9443940B1 (en) | Defect reduction with rotated double aspect ratio trapping | |
KR101867999B1 (en) | Method of forming III-V group material layer, semiconductor device comprising III-V group material layer and method of manufacturing the same | |
CN102592966B (en) | Semiconductor device and preparation method thereof | |
CN107799459B (en) | Germanium-silicon substrate on insulator, manufacturing method thereof and semiconductor device | |
KR20210073511A (en) | Methods for forming a germanium island using selective epitaxial growth and a sacrificial filling layer | |
US10014374B2 (en) | Planar heterogeneous device | |
US20180053662A1 (en) | Texturing of silicon surface with direct-self assembly patterning | |
CN111681950A (en) | Semiconductor structure and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PAWLAK, BARTLOMIEJ JAN;REEL/FRAME:036070/0825 Effective date: 20150629 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001 Effective date: 20181127 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20210131 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |