US20160380217A1 - Self-aligned carbon nanotube transistor including source/drain extensions and top gate - Google Patents
Self-aligned carbon nanotube transistor including source/drain extensions and top gate Download PDFInfo
- Publication number
- US20160380217A1 US20160380217A1 US14/753,609 US201514753609A US2016380217A1 US 20160380217 A1 US20160380217 A1 US 20160380217A1 US 201514753609 A US201514753609 A US 201514753609A US 2016380217 A1 US2016380217 A1 US 2016380217A1
- Authority
- US
- United States
- Prior art keywords
- source
- drain
- carbon nanotube
- doped
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 title claims abstract description 91
- 239000002041 carbon nanotube Substances 0.000 title claims abstract description 62
- 229910021393 carbon nanotube Inorganic materials 0.000 title claims abstract description 62
- 239000004065 semiconductor Substances 0.000 claims abstract description 40
- 229910052751 metal Inorganic materials 0.000 claims abstract description 26
- 239000002184 metal Substances 0.000 claims abstract description 26
- 239000000758 substrate Substances 0.000 claims abstract description 14
- 239000012212 insulator Substances 0.000 claims abstract description 9
- 229910052799 carbon Inorganic materials 0.000 claims description 9
- 239000010936 titanium Substances 0.000 claims description 5
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 3
- 229910052719 titanium Inorganic materials 0.000 claims description 3
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 claims description 2
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims description 2
- 229910052785 arsenic Inorganic materials 0.000 claims description 2
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 claims description 2
- 229910052796 boron Inorganic materials 0.000 claims description 2
- 239000003989 dielectric material Substances 0.000 claims description 2
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 claims description 2
- 229910052715 tantalum Inorganic materials 0.000 claims description 2
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 claims description 2
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 claims description 2
- 239000010410 layer Substances 0.000 description 50
- 238000000034 method Methods 0.000 description 23
- 238000000151 deposition Methods 0.000 description 13
- 239000000463 material Substances 0.000 description 13
- 239000002019 doping agent Substances 0.000 description 7
- 239000007772 electrode material Substances 0.000 description 6
- 238000005530 etching Methods 0.000 description 6
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 239000011651 chromium Substances 0.000 description 4
- 238000012986 modification Methods 0.000 description 4
- 230000004048 modification Effects 0.000 description 4
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 3
- 238000000231 atomic layer deposition Methods 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 3
- 239000007769 metal material Substances 0.000 description 3
- 230000003071 parasitic effect Effects 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000002347 injection Methods 0.000 description 2
- 239000007924 injection Substances 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 239000010937 tungsten Substances 0.000 description 2
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 1
- 229910052691 Erbium Inorganic materials 0.000 description 1
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 1
- QZPSXPBJTPJTSZ-UHFFFAOYSA-N aqua regia Chemical compound Cl.O[N+]([O-])=O QZPSXPBJTPJTSZ-UHFFFAOYSA-N 0.000 description 1
- -1 but not limited to Chemical class 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- UYAHIZSMUZPPFV-UHFFFAOYSA-N erbium Chemical compound [Er] UYAHIZSMUZPPFV-UHFFFAOYSA-N 0.000 description 1
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(iv) oxide Chemical compound O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 229910052707 ruthenium Inorganic materials 0.000 description 1
- 229910052706 scandium Inorganic materials 0.000 description 1
- SIXSYDAISGFNSX-UHFFFAOYSA-N scandium atom Chemical compound [Sc] SIXSYDAISGFNSX-UHFFFAOYSA-N 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- DWCSXQCXXITVKE-UHFFFAOYSA-N triethyloxidanium Chemical compound CC[O+](CC)CC DWCSXQCXXITVKE-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having potential barriers
- H10K10/40—Organic transistors
- H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
- H10K10/462—Insulated gate field-effect transistors [IGFETs]
- H10K10/481—Insulated gate field-effect transistors [IGFETs] characterised by the gate conductors
-
- H01L51/055—
-
- H01L51/0021—
-
- H01L51/0558—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having potential barriers
- H10K10/40—Organic transistors
- H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
- H10K10/462—Insulated gate field-effect transistors [IGFETs]
- H10K10/468—Insulated gate field-effect transistors [IGFETs] characterised by the gate dielectrics
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having potential barriers
- H10K10/80—Constructional details
- H10K10/82—Electrodes
- H10K10/84—Ohmic electrodes, e.g. source or drain electrodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having potential barriers
- H10K10/40—Organic transistors
- H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
- H10K10/462—Insulated gate field-effect transistors [IGFETs]
- H10K10/464—Lateral top-gate IGFETs comprising only a single gate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K71/00—Manufacture or treatment specially adapted for the organic devices covered by this subclass
- H10K71/60—Forming conductive regions or layers, e.g. electrodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K85/00—Organic materials used in the body or electrodes of devices covered by this subclass
- H10K85/20—Carbon compounds, e.g. carbon nanotubes or fullerenes
- H10K85/221—Carbon nanotubes
Definitions
- the present invention relates to semiconductor device, and more specifically, to carbon nanotube (CNT) semiconductor devices.
- CNT carbon nanotube
- CNTFETs carbon nanotube field-effect transistors
- the robust self-alignment configuration is technologically relevant for highly integrated digital applications. For example, self-aligned devices improve uniformity of key parameters such as parasitic capacitance, thus enabling uniform operation of the transistors across a chip.
- Self-aligned CNTFETs are typically fabricated by leveraging a pre-formed gate region as a mask when performing ion implantation to form the source and drain contacts. Since the gate serves as the mask, the source and drain contacts are formed in direct and consistent proximity to the gate, thereby providing a self-aligned CNTFET device.
- Current trends in self-aligned CNTFET devices have led to the implementation of doped extensions to enhance carrier injection into the channel, which in turn improves on-state performance. Enhanced carrier injection into the channel also suppresses ambipolar conduction, i.e., reduces ambipolar diffusion of carriers from the channel, so as to improve off-state device performance. As the size of CNTFET devices continue to decrease, however, it has become more difficult to maintain the uniformity of smaller doped extensions using conventional fabrication processes.
- a carbon nanotube semiconductor device includes at least one carbon nanotube disposed on an insulator portion of a substrate.
- the at least one carbon nanotube includes a non-doped channel portion interposed between a first doped source/drain portion and a second doped source/drain portion.
- a first source/drain contact stack is disposed on the first doped source/drain portion and an opposing second source/drain contact stack is disposed on the second doped source/drain portion.
- a replacement metal gate stack is interposed between the first and second source/drain contact stacks, and on the at least one carbon nanotube.
- the first and second doped source/drain portions are each vertically aligned with an inner edge of the first and second contact stacks, respectively.
- a method of fabricating a carbon nanotube semiconductor device comprises forming at least one carbon nanotube on an insulating portion of a substrate.
- the at least one carbon nanotube includes a channel portion interposed between opposing doped source/drain portions.
- the method further comprises forming a contact stack atop the insulating portion to cover the at least one carbon nanotube, and forming a trench in the contact stack that extends along a first direction to expose the channel portion.
- the method further includes selectively etching the contact stack along a second direction opposite the first direction to form opposing buffer regions in the contact stack.
- the method further includes depositing a gate dielectric layer that lines the sidewalls of the trench and fills buffer regions so as to form dielectric extension regions isolate the trench from the doped source/drain portion.
- FIG. 1 illustrates an intermediate semiconductor device after performing a source/drain ion deposition process upon a carbon nanotube (CNT) formed on a substrate to define a channel portion between doped source/drain (S/D) portions;
- CNT carbon nanotube
- FIG. 2 illustrates the semiconductor device of FIG. 1 following formation of a dummy gate on the channel portion of the CNT;
- FIG. 3 illustrates the semiconductor device of FIG. 2 following deposition and planarization of a contact stack that covers the doped S/D portions of the CNT and the dummy gate;
- FIG. 4 illustrates the semiconductor device of FIG. 3 after removing the dummy gate to from a trench that extends through the cap layer and the contact layer, and exposes the channel portion of the CNT;
- FIG. 5 illustrates the semiconductor device of FIG. 4 after performing a selective etching process that laterally recesses a portion of the contact layer beneath the cap layer to form cap overhang portions and expose the doped S/D portions;
- FIG. 6 illustrates the semiconductor device of FIG. 4 after depositing a conformal gate dielectric layer that lines an upper surface of the cap layer, sidewalls of the trench and recess region, and is formed on exposed uppers surfaces of the doped S/D portions and the channel portion;
- FIG. 7 illustrates the semiconductor device of FIG. 6 after depositing a conformal gate metal film on an upper surface of the gate dielectric layer
- FIG. 8 illustrates the semiconductor device of FIG. 7 after depositing a gate electrode material that fills the trench and covers the upper surface of the gate metal film;
- FIG. 9 illustrates the semiconductor device of FIG. 8 after performing a chemical-mechanical planarization (CMP) process that stops on an upper surface of the gate dielectric layer to planarize an upper surface of the gate electrode material with the upper surface of the gate dielectric layer and form a gate electrode atop the channel portion of the CNT;
- CMP chemical-mechanical planarization
- FIG. 10 illustrates the semiconductor device of FIG. 9 after selectively recessing a portion of the gate metal film formed on sidewalls of the gate electrode to adjust a parasitic capacitance between the gate electrode and the S/D contacts;
- FIG. 11 illustrates the semiconductor device of FIG. 10 after forming source/drain electrodes atop the contact stack.
- an intermediate semiconductor device 100 is illustrated after applying a source/drain ion implantation process to a carbon nanotube (CNT) 102 .
- the semiconductor device 100 includes the CNT 102 formed on an insulator portion 104 of a substrate 106 .
- the insulator portion 104 may include a buried insulator layer of a semiconductor-on-insulator (SOI) substrate, or a shallow-trench-isolation (STI) region formed in a bulk substrate.
- SOI semiconductor-on-insulator
- STI shallow-trench-isolation
- the insulator portion 104 is formed from, for example, silicon dioxide (SiO 2 ).
- the CNT 102 is illustrated after undergoing a well-known dopant process.
- the dopant process may include, for example, depositing a lithographic mask (not shown) on an upper surface of the CNT, patterning the lithographic mask to expose desired S/D regions, and depositing dopants 103 on and/or in into the exposed S/D portions of the CNT 102 , and then stripping the remaining lithographic mask from the CNT 102 to expose an un-doped channel portion of the CNT 102 .
- a CNT 102 having an un-doped channel portion 108 interposed between doped S/D portions 110 is formed on the insulator portion 104 as further illustrated in FIG. 1 .
- the CNT 102 has a dimension of approximately 0.7 to approximately 2.0 nanometers (nm), for example.
- the channel portion 108 is formed from a carbon (C)-based material, and the doped S/D portions 110 include dopants 103 formed from carbon doped with boron (B).
- the channel portion 108 is formed from a carbon (C)-based material, and the doped S/D portions 110 include dopants 103 formed from carbon doped with phosphorous (P) or carbon doped with arsenic (Ar).
- the channel portion 108 is formed from a carbon (C)-based material
- the doped S/D portions 110 include, for example, triethyloxonium hexcachloroantimonate [Et 3 O+SbCl 6 ].
- the channel region 108 and doped S/D regions 110 can be formed using a source/drain doping-first method. More specifically, the dopant 103 is formed on the entire CNT 102 prior to depositing the contact stacks. Subsequently, a portion of the dopant 103 is selectively removed from the channel region 108 using an appropriate heat treatment. In this manner, a CNT 102 including an un-doped channel portion 108 and doped S/D portions 110 is formed as illustrated in FIG. 1 .
- the dummy gate 112 may be formed according to a well-known replacement metal gate (RMG) process.
- the RMG process may include depositing a dummy gate material formed of polysilicon (poly-si) for example, on an upper surface of the substrate 106 to cover the CNT 102 , depositing a photoresist mask (not shown) atop the dummy gate material, patterning the photoresist mask, and transferring the pattern into the dummy gate material to form the dummy gate 112 .
- the dummy gate 112 is formed to cover the channel portions 108 of the CNT 102 , while exposing the doped S/D portions 110 as further illustrated in FIG. 2 .
- the dummy gate 112 has a length (e.g, horizontal thickness) ranging from approximately 5 nm to approximately 20 nm, and height (e.g, vertical thickness) ranging from approximately 10 nm to approximately 0.5 nm.
- the semiconductor device 100 is illustrated following deposition of a contact stack 114 on an upper surface of the substrate 106 .
- the contact stack 114 can be deposited to cover doped S/D portions 110 and the dummy gate 112 , and a chemical-mechanical planarization process is subsequently performed such that an upper surface of the contact stack 114 is flush with an upper surface of the dummy gate 112 .
- a first contact 114 (e.g, the left contact stack 114 ) is formed on the substrate 106 and covers a first doped S/D portion 110 (e.g, the left doped S/D portion 110 ), and a second contact 114 (e.g, the right contact stack 114 ) is formed on the substrate 106 and covers a second doped S/D portion 110 (e.g, the right doped S/D portion 110 ).
- the contact stack 114 includes a source/drain contact layer 116 interposed between a cap layer 118 and the substrate 106 .
- the S/D contact layers 116 formed of a metal material are formed on an upper surface of the insulation portion 104 to cover a respect doped S/D portion 110 of the CNT 102 .
- the S/D contact layer 116 has a height (e.g, vertical thickness) ranging from approximately 2 nm to approximately 10 nm.
- the metal material may include, for example, titanium palladium (TiPd), erbium (Er), and scandium (Sc).
- the cap layers 118 are formed on an upper surface of the S/D contact layer 116 .
- the cap layers 118 are formed of chromium (Cr), or silicon nitride (SiN), for example, and have a height (e.g, vertical thickness) ranging from approximately 5 nm to approximately 30 nm.
- the semiconductor device 100 is illustrated after removing the dummy gate (previously indicated as 112 ) to form a trench 120 in the contact stack 114 . More specifically, the trench 120 extends through the cap layer 118 and the S/D contact layer 116 and exposes the channel portion 108 of the CNT 102 .
- Various well-known etching processes selective to the cap layer material (e.g, Cr), the S/D contact layer metal material, and the CNT 102 (e.g., carbon) can be used to remove the dummy gate. In this manner, only the channel portion 108 is exposed while the doped S/D portions 110 remain covered by the contact stack 114 .
- a block contact stack 114 may be deposited on an upper surface of the substrate 106 to cover completely the CNT 102 . Subsequently, the contact stack 114 may be etched stopping on an upper surface of the channel portion 108 . In this manner, a trench 112 is formed through the contact stack to expose the channel portion 108 .
- a selective etching process is performed to laterally etch a portion of the S/D contact layer 116 exposed by the trench 120 .
- a diluted aqua regia etchant may be used so as to etch the cap layer material (e.g., Cr) while preserving the S/D contact layer material (e.g., Pd).
- the selective etching process results in the formation of opposing buffer regions 122 in the S/D contact layer 116 .
- the buffer regions 122 further define opposing overhang portions 124 of the cap layer 118 .
- the overhang portions 124 are located above buffer regions 122 and have inner edges that are vertically aligned with a respective doped S/D portion 110 of the CNT 102 .
- the buffer regions 122 may extend from an end of the doped S/D portion 110 into the S/D contact layer 116 at a distance ranging from approximately 5 angstroms ( ⁇ ) to approximately 5 nm.
- the semiconductor device 100 is illustrated after depositing a conformal gate dielectric layer 126 that lines an upper surface of the cap layer 118 , sidewalls of the trench 120 , and sidewalls of the buffer regions 122 .
- the conformal gate dielectric layer 126 also lines the exposed upper surfaces of the doped S/D portions 110 and the channel portion 108 .
- the conformal gate dielectric layer 126 may be deposited using atomic layer deposition (ALD), for example, and may be formed as a single layer of high-dielectric (high-k) material such as hafnium oxide (HfO 2 ), for example, or multiple high-k dielectric material layers.
- ALD atomic layer deposition
- the thickness of the S/D contact layer 116 is approximately two times that of the gate dielectric layer 126 .
- the S/D contact layer may have a thickness of approximately 10 nm, while the gate dielectric layer 126 has a thickness of approximately 5 nm.
- the gate dielectric layer 126 can be deposited to fill the buffer regions (previously indicated as element 122 ), and form first and second dielectric extension portions 128 .
- a first extension portion 128 (e.g., left portion) is interposed between a first doped S/D portion 110 and the cap layer 118 .
- a second extension portion 128 (e.g., right portion) is interposed between a second doped source/drain portion 110 and the cap layer 118 .
- the semiconductor device 100 is illustrated after depositing a conformal gate metal film 130 on the exposed surface of the gate dielectric layer 126 .
- the gate metal film 130 is deposited using ALD, for example, and has a thickness ranging from, for example, approximately 0.1 nm to 10 nm.
- the gate metal film 130 can be formed from various materials including, but not limited to, ruthenium (Ru), tungsten (W), tantalum (Ta), titanium (Ti), tantalum nitride (TaN) and titanium nitride (TiN).
- each extension portion 128 includes a proximate end 132 located against the gate metal film 130 and a distal end 134 opposite the proximate end 132 and located beneath the overhang portion (previously indicated as element 124 ). Since the extension portions 128 fill a respective buffer region 122 , the distance between the proximate end 132 and the distal end 134 ranges from approximately 5 angstroms ( ⁇ ) to approximately 5 nanometers (nm). The extension portions 128 further serve to prevent the metal gate film 130 from extending over the doped source/drain portions. In this manner, the doped S/D portions 110 are self-aligned with the metal gate film 130 . Although a gate metal film 130 is deposited at this stage of the process flow, it should be appreciated that that gate metal film may be omitted such that the extension portions 128 can be self-aligned with a gate electrode deposited in the trench.
- a gate electrode material 136 is deposited so as to fill the trench (previously indicated as element 118 ), and cover an upper surface of the gate metal film 130 .
- the gate electrode material 136 is formed from various metals including, but not limited to, tungsten (W). In this manner, the gate metal film 130 is interposed between the gate electrode material 136 and the gate dielectric layer 126 .
- the semiconductor device 100 is illustrated following a CMP process that utilizes the gate dielectric layer 126 as an etch stop layer.
- a gate electrode 136 is formed that covers the channel portion 108 of the CNT 102 , and has an upper surface that is flush with the gate dielectric layer 126 .
- the dielectric extension portions 128 isolate the gate electrode material 136 from the doped S/D portions 110 of the CNT 102 as further illustrated in FIG. 9 . In this manner, electrical shorting between the gate electrode 136 and the doped S/D portions 110 is prevented.
- the semiconductor device 100 is illustrated following an optional etching process that recesses a portion of the gate metal film 130 below the upper surface of the gate electrode 136 .
- a selective reactive ion etch (RIE) process may be used to recess the gate metal film 130 and form voids 137 between the gate electrode 132 and the gate dielectric layer 125 , while preserving the gate dielectric layer and the gate electrode 136 .
- RIE reactive ion etch
- gate contacts 138 are formed on the upper surface of the gate dielectric layer 126 .
- the gate contacts 138 are connected to the underlying S/D contact layer 116 using an electrically conductive via 140 . In this manner, an electrical connection with the doped S/D portions 110 embedded in the S/D contact layers 116 is established.
- various non-limiting embodiments of the invention provide a carbon nanotube field effect transistor device including a carbon nanotube having doped source/drain portions that are self-aligned with the gate electrode.
- the semiconductor device includes dielectric extension portions that isolate the gate electrode from the doped source/drain portions of the carbon nanotube. In this manner, electrical shorting between the gate electrode and the doped source/drain portions is prevented.
- module refers to a hardware module including an Application Specific Integrated Circuit (ASIC), an electronic circuit, a processor (shared, dedicated, or group) and memory that execute one or more software or firmware programs, a combinational logic circuit, and/or other suitable components that provide the described functionality.
- ASIC Application Specific Integrated Circuit
- processor shared, dedicated, or group
- memory that execute one or more software or firmware programs, a combinational logic circuit, and/or other suitable components that provide the described functionality.
Landscapes
- Insulated Gate Type Field-Effect Transistor (AREA)
- Thin Film Transistor (AREA)
Abstract
Description
- The present invention relates to semiconductor device, and more specifically, to carbon nanotube (CNT) semiconductor devices.
- Semiconductor devices having a robust self-aligned device structure are desirable when fabricating carbon nanotube field-effect transistors (CNTFETs). The robust self-alignment configuration is technologically relevant for highly integrated digital applications. For example, self-aligned devices improve uniformity of key parameters such as parasitic capacitance, thus enabling uniform operation of the transistors across a chip.
- Self-aligned CNTFETs are typically fabricated by leveraging a pre-formed gate region as a mask when performing ion implantation to form the source and drain contacts. Since the gate serves as the mask, the source and drain contacts are formed in direct and consistent proximity to the gate, thereby providing a self-aligned CNTFET device. Current trends in self-aligned CNTFET devices have led to the implementation of doped extensions to enhance carrier injection into the channel, which in turn improves on-state performance. Enhanced carrier injection into the channel also suppresses ambipolar conduction, i.e., reduces ambipolar diffusion of carriers from the channel, so as to improve off-state device performance. As the size of CNTFET devices continue to decrease, however, it has become more difficult to maintain the uniformity of smaller doped extensions using conventional fabrication processes.
- According to at least one non-limiting embodiment of the present invention, a carbon nanotube semiconductor device includes at least one carbon nanotube disposed on an insulator portion of a substrate. The at least one carbon nanotube includes a non-doped channel portion interposed between a first doped source/drain portion and a second doped source/drain portion. A first source/drain contact stack is disposed on the first doped source/drain portion and an opposing second source/drain contact stack is disposed on the second doped source/drain portion. A replacement metal gate stack is interposed between the first and second source/drain contact stacks, and on the at least one carbon nanotube. The first and second doped source/drain portions are each vertically aligned with an inner edge of the first and second contact stacks, respectively.
- According to another non-limiting embodiment, a method of fabricating a carbon nanotube semiconductor device comprises forming at least one carbon nanotube on an insulating portion of a substrate. The at least one carbon nanotube includes a channel portion interposed between opposing doped source/drain portions. The method further comprises forming a contact stack atop the insulating portion to cover the at least one carbon nanotube, and forming a trench in the contact stack that extends along a first direction to expose the channel portion. The method further includes selectively etching the contact stack along a second direction opposite the first direction to form opposing buffer regions in the contact stack. The method further includes depositing a gate dielectric layer that lines the sidewalls of the trench and fills buffer regions so as to form dielectric extension regions isolate the trench from the doped source/drain portion.
- Additional features are realized through the techniques of the present invention. Other embodiments are described in detail herein and are considered a part of the claimed invention. For a better understanding of the invention with the features, refer to the description and to the drawings.
- The subject matter which is regarded as the invention is particularly pointed out and distinctly claimed in the claims at the conclusion of the specification.
- The forgoing features are apparent from the following detailed description taken in conjunction with the accompanying drawings in which:
-
FIG. 1 illustrates an intermediate semiconductor device after performing a source/drain ion deposition process upon a carbon nanotube (CNT) formed on a substrate to define a channel portion between doped source/drain (S/D) portions; -
FIG. 2 illustrates the semiconductor device ofFIG. 1 following formation of a dummy gate on the channel portion of the CNT; -
FIG. 3 illustrates the semiconductor device ofFIG. 2 following deposition and planarization of a contact stack that covers the doped S/D portions of the CNT and the dummy gate; -
FIG. 4 illustrates the semiconductor device ofFIG. 3 after removing the dummy gate to from a trench that extends through the cap layer and the contact layer, and exposes the channel portion of the CNT; -
FIG. 5 illustrates the semiconductor device ofFIG. 4 after performing a selective etching process that laterally recesses a portion of the contact layer beneath the cap layer to form cap overhang portions and expose the doped S/D portions; -
FIG. 6 illustrates the semiconductor device ofFIG. 4 after depositing a conformal gate dielectric layer that lines an upper surface of the cap layer, sidewalls of the trench and recess region, and is formed on exposed uppers surfaces of the doped S/D portions and the channel portion; -
FIG. 7 illustrates the semiconductor device ofFIG. 6 after depositing a conformal gate metal film on an upper surface of the gate dielectric layer; -
FIG. 8 illustrates the semiconductor device ofFIG. 7 after depositing a gate electrode material that fills the trench and covers the upper surface of the gate metal film; -
FIG. 9 illustrates the semiconductor device ofFIG. 8 after performing a chemical-mechanical planarization (CMP) process that stops on an upper surface of the gate dielectric layer to planarize an upper surface of the gate electrode material with the upper surface of the gate dielectric layer and form a gate electrode atop the channel portion of the CNT; -
FIG. 10 illustrates the semiconductor device ofFIG. 9 after selectively recessing a portion of the gate metal film formed on sidewalls of the gate electrode to adjust a parasitic capacitance between the gate electrode and the S/D contacts; and -
FIG. 11 illustrates the semiconductor device ofFIG. 10 after forming source/drain electrodes atop the contact stack. - With reference now to
FIG. 1 , anintermediate semiconductor device 100 is illustrated after applying a source/drain ion implantation process to a carbon nanotube (CNT) 102. More specifically, thesemiconductor device 100 includes theCNT 102 formed on aninsulator portion 104 of asubstrate 106. Theinsulator portion 104 may include a buried insulator layer of a semiconductor-on-insulator (SOI) substrate, or a shallow-trench-isolation (STI) region formed in a bulk substrate. Theinsulator portion 104 is formed from, for example, silicon dioxide (SiO2). - As mentioned above, the CNT 102 is illustrated after undergoing a well-known dopant process. The dopant process may include, for example, depositing a lithographic mask (not shown) on an upper surface of the CNT, patterning the lithographic mask to expose desired S/D regions, and depositing
dopants 103 on and/or in into the exposed S/D portions of theCNT 102, and then stripping the remaining lithographic mask from theCNT 102 to expose an un-doped channel portion of theCNT 102. In this manner, aCNT 102 having anun-doped channel portion 108 interposed between doped S/D portions 110 is formed on theinsulator portion 104 as further illustrated inFIG. 1 . Thus, a junction is formed between thechannel portion 108 and each doped S/D portion 110. The CNT 102 has a dimension of approximately 0.7 to approximately 2.0 nanometers (nm), for example. According to a non-limiting embodiment, thechannel portion 108 is formed from a carbon (C)-based material, and the doped S/D portions 110 includedopants 103 formed from carbon doped with boron (B). According to another non-limiting embodiment, thechannel portion 108 is formed from a carbon (C)-based material, and the doped S/D portions 110 includedopants 103 formed from carbon doped with phosphorous (P) or carbon doped with arsenic (Ar). In yet another non-limiting embodiment, thechannel portion 108 is formed from a carbon (C)-based material, and the doped S/D portions 110 include, for example, triethyloxonium hexcachloroantimonate [Et3O+SbCl6]. - According to another embodiment, the
channel region 108 and doped S/D regions 110 can be formed using a source/drain doping-first method. More specifically, thedopant 103 is formed on the entire CNT 102 prior to depositing the contact stacks. Subsequently, a portion of thedopant 103 is selectively removed from thechannel region 108 using an appropriate heat treatment. In this manner, aCNT 102 including anun-doped channel portion 108 and doped S/D portions 110 is formed as illustrated inFIG. 1 . - Turning now to
FIG. 2 , thesemiconductor device 100 is illustrated following formation of adummy gate 112 on thechannel portion 108 of theCNT 102. Thedummy gate 112 may be formed according to a well-known replacement metal gate (RMG) process. The RMG process may include depositing a dummy gate material formed of polysilicon (poly-si) for example, on an upper surface of thesubstrate 106 to cover theCNT 102, depositing a photoresist mask (not shown) atop the dummy gate material, patterning the photoresist mask, and transferring the pattern into the dummy gate material to form thedummy gate 112. In this manner, thedummy gate 112 is formed to cover thechannel portions 108 of theCNT 102, while exposing the doped S/D portions 110 as further illustrated inFIG. 2 . Thedummy gate 112 has a length (e.g, horizontal thickness) ranging from approximately 5 nm to approximately 20 nm, and height (e.g, vertical thickness) ranging from approximately 10 nm to approximately 0.5 nm. - Referring now to
FIG. 3 , thesemiconductor device 100 is illustrated following deposition of acontact stack 114 on an upper surface of thesubstrate 106. According to an embodiment, thecontact stack 114 can be deposited to cover doped S/D portions 110 and thedummy gate 112, and a chemical-mechanical planarization process is subsequently performed such that an upper surface of thecontact stack 114 is flush with an upper surface of thedummy gate 112. In this manner, a first contact 114 (e.g, the left contact stack 114) is formed on thesubstrate 106 and covers a first doped S/D portion 110 (e.g, the left doped S/D portion 110), and a second contact 114 (e.g, the right contact stack 114) is formed on thesubstrate 106 and covers a second doped S/D portion 110 (e.g, the right doped S/D portion 110). - According to a non-limiting embodiment, the
contact stack 114 includes a source/drain contact layer 116 interposed between acap layer 118 and thesubstrate 106. More specifically, the S/D contact layers 116 formed of a metal material, for example, are formed on an upper surface of theinsulation portion 104 to cover a respect doped S/D portion 110 of theCNT 102. The S/D contact layer 116 has a height (e.g, vertical thickness) ranging from approximately 2 nm to approximately 10 nm. The metal material may include, for example, titanium palladium (TiPd), erbium (Er), and scandium (Sc). The cap layers 118 are formed on an upper surface of the S/D contact layer 116. The cap layers 118 are formed of chromium (Cr), or silicon nitride (SiN), for example, and have a height (e.g, vertical thickness) ranging from approximately 5 nm to approximately 30 nm. - Referring to
FIG. 4 , thesemiconductor device 100 is illustrated after removing the dummy gate (previously indicated as 112) to form atrench 120 in thecontact stack 114. More specifically, thetrench 120 extends through thecap layer 118 and the S/D contact layer 116 and exposes thechannel portion 108 of theCNT 102. Various well-known etching processes selective to the cap layer material (e.g, Cr), the S/D contact layer metal material, and the CNT 102 (e.g., carbon) can be used to remove the dummy gate. In this manner, only thechannel portion 108 is exposed while the doped S/D portions 110 remain covered by thecontact stack 114. - Although a RMG process is described above to form the
trench 120, it should be appreciated that other methods may be used. For example, ablock contact stack 114 may be deposited on an upper surface of thesubstrate 106 to cover completely theCNT 102. Subsequently, thecontact stack 114 may be etched stopping on an upper surface of thechannel portion 108. In this manner, atrench 112 is formed through the contact stack to expose thechannel portion 108. - Turning to
FIG. 5 , a selective etching process is performed to laterally etch a portion of the S/D contact layer 116 exposed by thetrench 120. A diluted aqua regia etchant may be used so as to etch the cap layer material (e.g., Cr) while preserving the S/D contact layer material (e.g., Pd). The selective etching process results in the formation of opposingbuffer regions 122 in the S/D contact layer 116. Thebuffer regions 122 further define opposingoverhang portions 124 of thecap layer 118. Theoverhang portions 124 are located abovebuffer regions 122 and have inner edges that are vertically aligned with a respective doped S/D portion 110 of theCNT 102. Thebuffer regions 122 may extend from an end of the doped S/D portion 110 into the S/D contact layer 116 at a distance ranging from approximately 5 angstroms (Å) to approximately 5 nm. - Referring to
FIG. 6 , thesemiconductor device 100 is illustrated after depositing a conformalgate dielectric layer 126 that lines an upper surface of thecap layer 118, sidewalls of thetrench 120, and sidewalls of thebuffer regions 122. The conformalgate dielectric layer 126 also lines the exposed upper surfaces of the doped S/D portions 110 and thechannel portion 108. The conformalgate dielectric layer 126 may be deposited using atomic layer deposition (ALD), for example, and may be formed as a single layer of high-dielectric (high-k) material such as hafnium oxide (HfO2), for example, or multiple high-k dielectric material layers. According to a non-limiting embodiment, the thickness of the S/D contact layer 116 is approximately two times that of thegate dielectric layer 126. For example, the S/D contact layer may have a thickness of approximately 10 nm, while thegate dielectric layer 126 has a thickness of approximately 5 nm. Accordingly, thegate dielectric layer 126 can be deposited to fill the buffer regions (previously indicated as element 122), and form first and seconddielectric extension portions 128. A first extension portion 128 (e.g., left portion) is interposed between a first doped S/D portion 110 and thecap layer 118. A second extension portion 128 (e.g., right portion) is interposed between a second doped source/drain portion 110 and thecap layer 118. - Turning now to
FIG. 7 , thesemiconductor device 100 is illustrated after depositing a conformalgate metal film 130 on the exposed surface of thegate dielectric layer 126. Thegate metal film 130 is deposited using ALD, for example, and has a thickness ranging from, for example, approximately 0.1 nm to 10 nm. In addition, thegate metal film 130 can be formed from various materials including, but not limited to, ruthenium (Ru), tungsten (W), tantalum (Ta), titanium (Ti), tantalum nitride (TaN) and titanium nitride (TiN). - As further illustrated in
FIG. 7 , eachextension portion 128 includes aproximate end 132 located against thegate metal film 130 and adistal end 134 opposite theproximate end 132 and located beneath the overhang portion (previously indicated as element 124). Since theextension portions 128 fill arespective buffer region 122, the distance between theproximate end 132 and thedistal end 134 ranges from approximately 5 angstroms (Å) to approximately 5 nanometers (nm). Theextension portions 128 further serve to prevent themetal gate film 130 from extending over the doped source/drain portions. In this manner, the doped S/D portions 110 are self-aligned with themetal gate film 130. Although agate metal film 130 is deposited at this stage of the process flow, it should be appreciated that that gate metal film may be omitted such that theextension portions 128 can be self-aligned with a gate electrode deposited in the trench. - Referring to
FIG. 8 , agate electrode material 136 is deposited so as to fill the trench (previously indicated as element 118), and cover an upper surface of thegate metal film 130. Thegate electrode material 136 is formed from various metals including, but not limited to, tungsten (W). In this manner, thegate metal film 130 is interposed between thegate electrode material 136 and thegate dielectric layer 126. - Turning to
FIG. 9 , thesemiconductor device 100 is illustrated following a CMP process that utilizes thegate dielectric layer 126 as an etch stop layer. In this manner, agate electrode 136 is formed that covers thechannel portion 108 of theCNT 102, and has an upper surface that is flush with thegate dielectric layer 126. Moreover, thedielectric extension portions 128 isolate thegate electrode material 136 from the doped S/D portions 110 of theCNT 102 as further illustrated inFIG. 9 . In this manner, electrical shorting between thegate electrode 136 and the doped S/D portions 110 is prevented. - Referring to
FIG. 10 , thesemiconductor device 100 is illustrated following an optional etching process that recesses a portion of thegate metal film 130 below the upper surface of thegate electrode 136. A selective reactive ion etch (RIE) process may be used to recess thegate metal film 130 and form voids 137 between thegate electrode 132 and the gate dielectric layer 125, while preserving the gate dielectric layer and thegate electrode 136. In this manner, a parasitic capacitance of the semiconductor device can be adjusted as understood by one of ordinary skill in the art. - Turning now to
FIG. 11 ,gate contacts 138 are formed on the upper surface of thegate dielectric layer 126. Thegate contacts 138 are connected to the underlying S/D contact layer 116 using an electrically conductive via 140. In this manner, an electrical connection with the doped S/D portions 110 embedded in the S/D contact layers 116 is established. - Accordingly, various non-limiting embodiments of the invention provide a carbon nanotube field effect transistor device including a carbon nanotube having doped source/drain portions that are self-aligned with the gate electrode. In addition, the semiconductor device includes dielectric extension portions that isolate the gate electrode from the doped source/drain portions of the carbon nanotube. In this manner, electrical shorting between the gate electrode and the doped source/drain portions is prevented.
- As used herein, the term module refers to a hardware module including an Application Specific Integrated Circuit (ASIC), an electronic circuit, a processor (shared, dedicated, or group) and memory that execute one or more software or firmware programs, a combinational logic circuit, and/or other suitable components that provide the described functionality.
- The descriptions of the various embodiments of the present invention have been presented for purposes of illustration, but are not intended to be exhaustive or limited to the embodiments disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the described embodiments. The terminology used herein was chosen to best explain the principles of the embodiments, the practical application or technical improvement over technologies found in the marketplace, or to enable others of ordinary skill in the art to understand the embodiments disclosed herein.
- The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one more other features, integers, steps, operations, element components, and/or groups thereof.
- The corresponding structures, materials, acts, and equivalents of all means or step plus function elements in the claims below are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed. The description of the present invention has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the invention. The embodiment was chosen and described in order to best explain the principles of the inventive teachings and the practical application, and to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated.
- The flow diagrams depicted herein are just one example. There may be many variations to this diagram or the operations described therein without departing from the spirit of the invention. For instance, the operations may be performed in a differing order or operations may be added, deleted or modified. All of these variations are considered a part of the claimed invention.
- While various embodiments have been described, it will be understood that those skilled in the art, both now and in the future, may make various modifications which fall within the scope of the claims which follow. These claims should be construed to maintain the proper protection for the invention first described.
Claims (14)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/753,609 US9543535B1 (en) | 2015-06-29 | 2015-06-29 | Self-aligned carbon nanotube transistor including source/drain extensions and top gate |
US14/949,992 US9543534B1 (en) | 2015-06-29 | 2015-11-24 | Self-aligned carbon nanotube transistor including source/drain extensions and top gate |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/753,609 US9543535B1 (en) | 2015-06-29 | 2015-06-29 | Self-aligned carbon nanotube transistor including source/drain extensions and top gate |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/949,992 Continuation US9543534B1 (en) | 2015-06-29 | 2015-11-24 | Self-aligned carbon nanotube transistor including source/drain extensions and top gate |
Publications (2)
Publication Number | Publication Date |
---|---|
US20160380217A1 true US20160380217A1 (en) | 2016-12-29 |
US9543535B1 US9543535B1 (en) | 2017-01-10 |
Family
ID=57602814
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/753,609 Active US9543535B1 (en) | 2015-06-29 | 2015-06-29 | Self-aligned carbon nanotube transistor including source/drain extensions and top gate |
US14/949,992 Active US9543534B1 (en) | 2015-06-29 | 2015-11-24 | Self-aligned carbon nanotube transistor including source/drain extensions and top gate |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/949,992 Active US9543534B1 (en) | 2015-06-29 | 2015-11-24 | Self-aligned carbon nanotube transistor including source/drain extensions and top gate |
Country Status (1)
Country | Link |
---|---|
US (2) | US9543535B1 (en) |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20180174956A1 (en) * | 2016-02-05 | 2018-06-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for manufacturing interconnection |
WO2018204870A1 (en) * | 2017-05-04 | 2018-11-08 | Atom Nanoelectronics, Inc. | Unipolar n- or p-type carbon nanotube transistors and methods of manufacture thereof |
US10418595B2 (en) | 2013-11-21 | 2019-09-17 | Atom Nanoelectronics, Inc. | Devices, structures, materials and methods for vertical light emitting transistors and light emitting displays |
CN110571332A (en) * | 2019-08-02 | 2019-12-13 | 北京元芯碳基集成电路研究院 | Transistor and method of manufacturing the same |
CN110571333A (en) * | 2019-08-13 | 2019-12-13 | 北京元芯碳基集成电路研究院 | Manufacturing method of undoped transistor device |
US10665796B2 (en) | 2017-05-08 | 2020-05-26 | Carbon Nanotube Technologies, Llc | Manufacturing of carbon nanotube thin film transistor backplanes and display integration thereof |
US10847757B2 (en) | 2017-05-04 | 2020-11-24 | Carbon Nanotube Technologies, Llc | Carbon enabled vertical organic light emitting transistors |
US10957868B2 (en) | 2015-12-01 | 2021-03-23 | Atom H2O, Llc | Electron injection based vertical light emitting transistors and methods of making |
US10978640B2 (en) | 2017-05-08 | 2021-04-13 | Atom H2O, Llc | Manufacturing of carbon nanotube thin film transistor backplanes and display integration thereof |
WO2021098546A1 (en) * | 2019-11-19 | 2021-05-27 | 北京元芯碳基集成电路研究院 | Carbon nanotube device and manufacturing method thereof |
US11069867B2 (en) | 2016-01-04 | 2021-07-20 | Atom H2O, Llc | Electronically pure single chirality semiconducting single-walled carbon nanotube for large scale electronic devices |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR3052593B1 (en) * | 2016-06-13 | 2018-06-15 | Commissariat Energie Atomique | METHOD FOR PRODUCING AN ELECTRICAL CONTACT ON A STRUCTURE |
US10665798B2 (en) | 2016-07-14 | 2020-05-26 | International Business Machines Corporation | Carbon nanotube transistor and logic with end-bonded metal contacts |
US10665799B2 (en) | 2016-07-14 | 2020-05-26 | International Business Machines Corporation | N-type end-bonded metal contacts for carbon nanotube transistors |
US20190348511A1 (en) * | 2017-03-31 | 2019-11-14 | Intel Corporation | Cap layer for metal contacts of a semiconductor device |
US10043713B1 (en) * | 2017-05-10 | 2018-08-07 | Globalfoundries Inc. | Method to reduce FinFET short channel gate height |
CN111180583A (en) * | 2019-10-15 | 2020-05-19 | 北京元芯碳基集成电路研究院 | Transistor and method of manufacturing the same |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7598516B2 (en) | 2005-01-07 | 2009-10-06 | International Business Machines Corporation | Self-aligned process for nanotube/nanowire FETs |
US20080293228A1 (en) | 2007-05-25 | 2008-11-27 | Kalburge Amol M | CMOS Compatible Method of Forming Source/Drain Contacts for Self-Aligned Nanotube Devices |
CN101388412B (en) * | 2008-10-09 | 2010-11-10 | 北京大学 | Self-aligning gate construction nano field-effect transistor and preparation thereof |
US8513099B2 (en) | 2010-06-17 | 2013-08-20 | International Business Machines Corporation | Epitaxial source/drain contacts self-aligned to gates for deposited FET channels |
US8404539B2 (en) | 2010-07-08 | 2013-03-26 | International Business Machines Corporation | Self-aligned contacts in carbon devices |
US8455365B2 (en) | 2011-05-19 | 2013-06-04 | Dechao Guo | Self-aligned carbon electronics with embedded gate electrode |
-
2015
- 2015-06-29 US US14/753,609 patent/US9543535B1/en active Active
- 2015-11-24 US US14/949,992 patent/US9543534B1/en active Active
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10418595B2 (en) | 2013-11-21 | 2019-09-17 | Atom Nanoelectronics, Inc. | Devices, structures, materials and methods for vertical light emitting transistors and light emitting displays |
US10957868B2 (en) | 2015-12-01 | 2021-03-23 | Atom H2O, Llc | Electron injection based vertical light emitting transistors and methods of making |
US11069867B2 (en) | 2016-01-04 | 2021-07-20 | Atom H2O, Llc | Electronically pure single chirality semiconducting single-walled carbon nanotube for large scale electronic devices |
US10468348B2 (en) * | 2016-02-05 | 2019-11-05 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for manufacturing interconnection |
US20180174956A1 (en) * | 2016-02-05 | 2018-06-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for manufacturing interconnection |
CN110892532A (en) * | 2017-05-04 | 2020-03-17 | 碳纳米管技术有限责任公司 | Unipolar N-type or P-type carbon nanotube transistor and method for manufacturing same |
US10847757B2 (en) | 2017-05-04 | 2020-11-24 | Carbon Nanotube Technologies, Llc | Carbon enabled vertical organic light emitting transistors |
WO2018204870A1 (en) * | 2017-05-04 | 2018-11-08 | Atom Nanoelectronics, Inc. | Unipolar n- or p-type carbon nanotube transistors and methods of manufacture thereof |
US11785791B2 (en) | 2017-05-04 | 2023-10-10 | Atom H2O, Llc | Carbon enabled vertical organic light emitting transistors |
US10665796B2 (en) | 2017-05-08 | 2020-05-26 | Carbon Nanotube Technologies, Llc | Manufacturing of carbon nanotube thin film transistor backplanes and display integration thereof |
US10978640B2 (en) | 2017-05-08 | 2021-04-13 | Atom H2O, Llc | Manufacturing of carbon nanotube thin film transistor backplanes and display integration thereof |
CN110571332A (en) * | 2019-08-02 | 2019-12-13 | 北京元芯碳基集成电路研究院 | Transistor and method of manufacturing the same |
CN110571333A (en) * | 2019-08-13 | 2019-12-13 | 北京元芯碳基集成电路研究院 | Manufacturing method of undoped transistor device |
WO2021098546A1 (en) * | 2019-11-19 | 2021-05-27 | 北京元芯碳基集成电路研究院 | Carbon nanotube device and manufacturing method thereof |
Also Published As
Publication number | Publication date |
---|---|
US20160380218A1 (en) | 2016-12-29 |
US9543535B1 (en) | 2017-01-10 |
US9543534B1 (en) | 2017-01-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9543534B1 (en) | Self-aligned carbon nanotube transistor including source/drain extensions and top gate | |
US11282750B2 (en) | Contact structure and method of fabricating the same | |
US9431296B2 (en) | Structure and method to form liner silicide with improved contact resistance and reliablity | |
KR102115127B1 (en) | Self-aligned contacts | |
US10304942B2 (en) | Sidewall spacers for self-aligned contacts | |
US9698241B1 (en) | Integrated circuits with replacement metal gates and methods for fabricating the same | |
US20130020658A1 (en) | Replacement gate electrode with planar work function material layers | |
US9406669B2 (en) | Method and structure for vertical tunneling field effect transistor and planar devices | |
US20160351675A1 (en) | Integrated circuits and methods for fabricating integrated circuits having replacement metal gate electrodes | |
CN107516668B (en) | Semiconductor device and method for manufacturing the same | |
US11355596B2 (en) | High power device with self-aligned field plate | |
US11948938B2 (en) | Recessed gate for an MV device | |
US11757047B2 (en) | Semiconducting metal oxide transistors having a patterned gate and methods for forming the same | |
WO2014203304A1 (en) | Semiconductor device manufacturing method and semiconductor device | |
US9373618B1 (en) | Integrated FinFET capacitor | |
CN111524974B (en) | Semiconductor device and method for manufacturing the same | |
US10916470B2 (en) | Modified dielectric fill between the contacts of field-effect transistors | |
US10403758B2 (en) | Vertical metal oxide semiconductor transistor | |
CN113314605B (en) | Semiconductor structure and forming method thereof | |
CN112951765B (en) | Semiconductor structure and forming method thereof | |
CN112151605B (en) | Semiconductor structure and forming method thereof | |
WO2014174672A1 (en) | Semiconductor device production method and semiconductor device | |
US11011608B2 (en) | Semiconductor structure and method for forming the same | |
TWI780713B (en) | Semiconducting metal oxide transistors having a patterned gate and methods for forming the same | |
CN113380899B (en) | Semiconductor structure, transistor and method for forming transistor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:AFZALI-ARDAKANI, ALI;FRANKLIN, AARON D.;TULEVSKI, GEORGE S.;SIGNING DATES FROM 20150626 TO 20150629;REEL/FRAME:035987/0590 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |