US20160336238A1 - Polysilicon resistor formation in silicon-on-insulator replacement metal gate finfet processes - Google Patents
Polysilicon resistor formation in silicon-on-insulator replacement metal gate finfet processes Download PDFInfo
- Publication number
- US20160336238A1 US20160336238A1 US14/708,564 US201514708564A US2016336238A1 US 20160336238 A1 US20160336238 A1 US 20160336238A1 US 201514708564 A US201514708564 A US 201514708564A US 2016336238 A1 US2016336238 A1 US 2016336238A1
- Authority
- US
- United States
- Prior art keywords
- layer
- polysilicon
- forming
- over
- oxide layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 229910021420 polycrystalline silicon Inorganic materials 0.000 title claims abstract description 100
- 229920005591 polysilicon Polymers 0.000 title claims abstract description 100
- 238000000034 method Methods 0.000 title claims abstract description 30
- 239000002184 metal Substances 0.000 title claims abstract description 19
- 239000012212 insulator Substances 0.000 title claims abstract description 11
- 230000015572 biosynthetic process Effects 0.000 title description 11
- 239000004065 semiconductor Substances 0.000 claims abstract description 31
- 230000001681 protective effect Effects 0.000 claims abstract description 20
- 238000012545 processing Methods 0.000 claims abstract description 12
- 239000000758 substrate Substances 0.000 claims abstract description 12
- 238000005530 etching Methods 0.000 claims abstract description 10
- 238000000059 patterning Methods 0.000 claims abstract description 8
- 238000000151 deposition Methods 0.000 claims description 10
- 239000002019 doping agent Substances 0.000 claims description 6
- 229920002120 photoresistant polymer Polymers 0.000 claims description 6
- 239000007943 implant Substances 0.000 claims description 3
- 150000004767 nitrides Chemical class 0.000 claims description 3
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 claims description 2
- 229910052796 boron Inorganic materials 0.000 claims description 2
- 239000000463 material Substances 0.000 description 20
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 10
- 230000008021 deposition Effects 0.000 description 7
- 239000000377 silicon dioxide Substances 0.000 description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 4
- 239000004020 conductor Substances 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- 238000013461 design Methods 0.000 description 3
- 230000005669 field effect Effects 0.000 description 3
- 238000000231 atomic layer deposition Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000005684 electric field Effects 0.000 description 2
- 238000012876 topography Methods 0.000 description 2
- 230000003321 amplification Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
- H01L21/845—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body including field-effect transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
- H01L21/26513—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/31051—Planarisation of the insulating layers
- H01L21/31053—Planarisation of the insulating layers involving a dielectric removal step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/32055—Deposition of semiconductive layers, e.g. poly - or amorphous silicon layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32139—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
- H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
- H01L27/0629—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with diodes, or resistors, or capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
- H01L27/1211—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI combined with field-effect transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/20—Resistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7843—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being an applied insulating layer
Definitions
- the present invention relates generally to semiconductor device manufacturing and, more particularly, to polysilicon resistor formation in silicon-on-insulator (SOI), replacement metal gate (RMG) finFET processes.
- SOI silicon-on-insulator
- RMG replacement metal gate
- FETs Field effect transistors
- MOSFET metal-oxide-semiconductor field-effect transistors
- CMOS Complementary MOS
- NMOS and PMOS n-type and p-type transistors are used to fabricate logic and other circuitry.
- the source and drain regions of an FET are typically formed by adding dopants to targeted regions of a semiconductor body on either side of the channel.
- a gate structure is formed above the channel, which includes a gate dielectric located over the channel and a gate conductor above the gate dielectric.
- the gate dielectric is an insulator material, which prevents large leakage currents from flowing into the channel when a voltage is applied to the gate conductor, while allowing the applied gate voltage to set up a transverse electric field in the channel region in a controllable manner.
- MOS transistors typically include a gate dielectric formed by depositing or by growing silicon dioxide (SiO 2 ) or silicon oxynitride (SiON) over a silicon wafer surface, with doped polysilicon formed over the SiO 2 to act as the gate conductor.
- SiO 2 silicon dioxide
- SiON silicon oxynitride
- MOSFETs planar metal oxide semiconductor field effect transistors
- problems associated with short channel effects e.g., excessive leakage between the source and drain regions
- mobility degradation and a number of process issues also make it difficult to scale conventional MOSFETs to include increasingly smaller device features. New device structures are therefore being explored to improve FET performance and allow further device scaling.
- Double-gate MOSFETs represent one type of structure that has been considered as a candidate for succeeding existing planar MOSFETs.
- two gates may be used to control short channel effects.
- a finFET is a double-gate structure that exhibits good short channel behavior, and includes a channel formed in a vertical fin.
- the finFET structure may be fabricated using layout and process techniques similar to those used for conventional planar MOSFETs.
- a method of forming a polysilicon resistor in replacement metal gate (RMG) processing of finFET devices includes forming a plurality of semiconductor fins over a buried oxide layer of a silicon-on-insulator substrate; forming a trench in the buried oxide layer; forming a polysilicon layer over the semiconductor fins and in the trench, the polysilicon layer having a depression corresponding to a location of the trench; forming an insulating layer over the polysilicon layer, and performing a planarizing operation to remove the insulating layer except for a portion of the insulating layer formed in the depression, thereby defining a protective island; patterning the polysilicon layer to define both a dummy gate structure over the fins and the polysilicon resistor; and etching the polysilicon layer to remove the dummy gate structure, wherein the protective island prevents the polysilicon resistor from being removed.
- RMG replacement metal gate
- a method of forming a polysilicon resistor in replacement metal gate (RMG) processing of finFET devices includes forming a plurality of semiconductor fins over a buried oxide layer of a silicon-on-insulator substrate; forming a trench in the buried oxide layer; forming conformal oxide layer on the semiconductor fins, the buried oxide layer, and the trench; forming a polysilicon layer over the semiconductor fins and in the trench, the polysilicon layer having a depression corresponding to a location of the trench; forming an oxide layer over the polysilicon layer; planarizing the oxide layer and the polysilicon layer so as to remove the oxide layer, except for a portion of the oxide layer formed in the depression, thereby defining a protective oxide island directly over a portion of the polysilicon layer corresponding to a location of the polysilicon resistor; forming a nitride hardmask over the polysilicon layer and the protective oxide island; patterning the hardmask and etching the polysilicon layer to define both a
- a semiconductor device in another aspect, includes a silicon-on-insulator substrate including a bulk layer, a buried oxide layer on the bulk layer, and a plurality of semiconductor fins formed on the buried oxide layer; a polysilicon resistor disposed in a trench formed within the buried oxide layer; and one or more replacement metal gate layers formed over the semiconductor fins.
- FIGS. 1 through 14 are a series of cross sectional views of a method of forming resistor devices, in accordance with an exemplary embodiment, in which:
- FIG. 1 illustrates a starting SOI substrate
- FIG. 2 illustrates the formation of one or more semiconductor fins in the SOI layer of the SOI substrate
- FIG. 3 illustrates a photoresist pattern formed over the structure of FIG. 2 ;
- FIG. 4 illustrates an etch process to form a recess within the BOX layer of the SOI substrate
- FIG. 5 illustrates the formation of a conformal oxide layer followed by a polysilicon layer deposition
- FIG. 6 illustrates a blanket oxide deposition over the polysilicon layer
- FIG. 7 illustrates a planarizing operation to remove most of the oxide material, leaving an oxide island directly over the recess in the BOX layer
- FIG. 8 illustrates a hardmask layer formed over the structure of FIG. 7 ;
- FIG. 9 illustrates patterning of the hardmask layer and etching to define both a dummy gate region and a polysilicon resistor
- FIG. 10 illustrates doping of the polysilicon resistor
- FIG. 11 illustrates forming a high density plasma (HDP) oxide layer followed by planarizing to expose remaining portions of the hardmask layer;
- HDP high density plasma
- FIG. 12 illustrates removal of the hardmask layer and the dummy polysilicon gate material
- FIG. 13 illustrates the formation of high-k, workfunction and gate metal layers on the structure of FIG. 12 ;
- FIG. 14 illustrates planarizing the gate stack layers.
- Polysilicon resistors have been widely used in conventional integrated circuit design, including for resistor capacitor (RC) oscillators, current limitation resistance, electrostatic discharge (ESD) protection, radio frequency (RF) post drivers, on-chip termination, impedance matching, etc.
- RC resistor capacitor
- ESD electrostatic discharge
- RF radio frequency
- a material such as polysilicon is used to define a dummy gate structure over the semiconductor fins prior to source/drain definition, doping, epitaxial fin merging, etc. Thereafter, the dummy gate material is selectively removed from the structure followed by formation of the final device gate stack materials, such as one or more high-k dielectric layers, metal workfunction layers and metal gate conductor layers.
- the final device gate stack materials such as one or more high-k dielectric layers, metal workfunction layers and metal gate conductor layers.
- metal resistors are commonly used in RMG finFET processing in lieu of polysilicon resistors.
- the use of metal for the resistor is not as advantageous as polysilicon, since in order to have a larger range of resistance values it is generally necessary to have a wider variety of sizes for the metal resistor given a fairly constant resistivity value.
- polysilicon resistors offer flexibility in terms of resistance variation for a given size, using appropriate adjustments in doping of the resistor, to achieve resistance values of about 200-1000 ohms per square ( ⁇ / ⁇ ) for example. Therefore, it would be desirable to be able to integrate polysilicon resistor formation into SOI RMG finFET processing.
- a method of forming polysilicon resistors in SOI, RMG finFET processes By forming a recess in the buried oxide (BOX) layer of the SOI substrate corresponding to the desired location of a polysilicon resistor, a subsequent polysilicon layer deposition (for both dummy gate and resistor use) will assume a similar topography such that a protective oxide layer may be formed in a corresponding recess above the resistor polysilicon.
- This protective oxide layer remains as an “oxide island” after a planarizing operation, and will protect the polysilicon resistor during removal of the dummy gate polysilicon material over the fin structures.
- FIG. 1 there is shown a cross sectional view of a starting silicon-on-insulator (SOI) substrate 100 suitable for use in accordance with exemplary embodiments.
- the SOI substrate 100 includes a bulk semiconductor layer 102 (e.g., silicon), a buried insulator or oxide layer (BOX) 104 formed on the bulk semiconductor layer 102 , and a semiconductor (e.g., silicon) layer 106 formed on the BOX layer 104 .
- a semiconductor layer 106 formed on the BOX layer 104 .
- one or more semiconductor fins 108 are formed in the SOI layer 106 using any technique suitable in the art, including photoresist/hardmask patterning and etching, sidewall image transfer (SIT), and the like.
- a photoresist layer 110 is formed over the structure of FIG. 2 , and an opening or trench 112 is patterned into the photoresist layer 110 corresponding to a desired location of a polysilicon resistor to be formed in later processing operations.
- the trench 112 is then transferred into a portion of the BOX layer 104 , as shown in FIG. 4 . Once the trench 112 is formed in the BOX layer 104 , the photoresist layer may then be removed.
- a thin oxide layer (e.g., SiO 2 ) 114 is conformally deposited over exposed surfaces, including the top surface of the BOX layer 104 , including side and bottom surfaces of the trench 112 , and top and side surfaces of the semiconductor fins 108 .
- the oxide layer 114 may be formed by atomic layer deposition (ALD), for example, to an exemplary thickness of about 2-4 nanometers (nm).
- ALD atomic layer deposition
- the oxide deposition is then followed by deposition of a polysilicon layer 116 , which serves as both a dummy gate material over the fins 108 , as well as the subsequently defined polysilicon resistor.
- the oxide layer 114 has an exemplary thickness of about 30-100 nm, and it will be noted that the oxide layer 114 has a topography that generally minors that of the underling surfaces. In particular, it will also be seen from FIG. 5 that there is a depression 118 in the oxide layer 114 corresponding to the trench 112 defined in the BOX layer 104 .
- an oxide layer 120 (e.g., SiO 2 ) is blanket deposited over the topographic polysilicon layer 116 completely filling the depression 118 .
- a chemical mechanical planarizing/polishing (CMP) operation is then used to remove most of the oxide layer 120 and planarize the dummy gate portion of the oxide layer 116 .
- CMP chemical mechanical planarizing/polishing
- FIG. 7 which also shows that a protective “oxide island” 122 remains over the portion of the polysilicon layer 116 formed in the recess of the BOX layer 104 .
- the protective oxide island 122 ultimately protects the polysilicon resistor at a point in processing when removing dummy gate polysilicon material, as will be described in further detail.
- a hardmask layer 124 is formed over the structure of FIG. 7 , including planarized top surfaces of the polysilicon layer 116 and the protective oxide island 122 .
- the hardmask layer 124 may include any suitable material, such as nitride layer for example, that has an etch selectivity with respect to oxide and polysilicon materials.
- the hardmask layer 124 is patterned, followed by etching to remove portions of the polysilicon layer 116 not used for the dummy gate structure or for the polysilicon resistor 126 . It will be noted that the protective oxide island 122 remains over the newly defined polysilicon resistor 126 .
- FIG. 10 illustrates the formation and patterning of a resist layer 128 to expose the region including the polysilicon resistor 126 .
- An ion implantation e.g., boron
- the resistor now designated by 126 ′
- the desired conductivity of the doped resistor 126 ′ depends on the concentration of the dopant atoms and implantation energy, among other aspects. In general, the implant conditions are selected so as place a majority of the dopant concentration roughly at a mid-region of the resistor 126 ′.
- the resist layer may then be removed.
- a high density plasma (HDP) oxide layer 130 is formed over the structure, and then planarized to expose remaining portions of the hardmask layer 124 .
- the hardmask layer 124 is then selectively removed to expose the dummy gate polysilicon material 116 over the fins 108 .
- the hardmask removal leaves the protective oxide island 126 substantially intact.
- an etch process to remove the dummy gate polysilicon material is performed, leaving the resistor 126 ′ in place.
- the thin conformal oxide layer 114 may optionally be removed after the polysilicon removal, in preparation for the replacement gate stack formation. Alternatively, it may remain in place to act as an interfacial layer for a high-k gate dielectric layer.
- RMG processing as known in the art may continue, including the formation of high-k, workfunction and gate metal layers.
- the gate stack layers are generally indicated by 132 in FIG. 13 , and it will be understood that the layers 132 may include several materials.
- the gate stack material layers 132 are planarized to define a finFET area and a doped polysilicon resistor 126 ′. From this point, processing may continue as known in the art, including forming FET and resistor contact structures, and upper level wiring.
- the topographic deposition of polysilicon material followed by oxide deposition allows for an aligned, protective oxide cap to cover resistor polysilicon material in a replacement gate process for SOI finFET devices such that dummy gate material removal does not affect the integrity of the resistor.
Abstract
Description
- The present invention relates generally to semiconductor device manufacturing and, more particularly, to polysilicon resistor formation in silicon-on-insulator (SOI), replacement metal gate (RMG) finFET processes.
- Field effect transistors (FETs) are widely used in the electronics industry for switching, amplification, filtering, and other tasks related to both analog and digital electrical signals. Most common among these are metal-oxide-semiconductor field-effect transistors (MOSFET or MOS), in which a gate structure is energized to create an electric field in an underlying channel region of a semiconductor body, by which electrons are allowed to travel through the channel between a source region and a drain region of the semiconductor body. Complementary MOS (CMOS) devices have become widely used in the semiconductor industry, wherein both n-type and p-type (NMOS and PMOS) transistors are used to fabricate logic and other circuitry.
- The source and drain regions of an FET are typically formed by adding dopants to targeted regions of a semiconductor body on either side of the channel. A gate structure is formed above the channel, which includes a gate dielectric located over the channel and a gate conductor above the gate dielectric. The gate dielectric is an insulator material, which prevents large leakage currents from flowing into the channel when a voltage is applied to the gate conductor, while allowing the applied gate voltage to set up a transverse electric field in the channel region in a controllable manner. Conventional MOS transistors typically include a gate dielectric formed by depositing or by growing silicon dioxide (SiO2) or silicon oxynitride (SiON) over a silicon wafer surface, with doped polysilicon formed over the SiO2 to act as the gate conductor.
- The escalating demands for high density and performance associated with ultra large scale integrated (ULSI) circuit devices have required certain design features, such as shrinking gate lengths, high reliability and increased manufacturing throughput. The continued reduction of design features has challenged the limitations of conventional fabrication techniques.
- For example, when the gate length of conventional planar metal oxide semiconductor field effect transistors (MOSFETs) is scaled below 100 nm, problems associated with short channel effects (e.g., excessive leakage between the source and drain regions) become increasingly difficult to overcome. In addition, mobility degradation and a number of process issues also make it difficult to scale conventional MOSFETs to include increasingly smaller device features. New device structures are therefore being explored to improve FET performance and allow further device scaling.
- Double-gate MOSFETs represent one type of structure that has been considered as a candidate for succeeding existing planar MOSFETs. In double-gate MOSFETs, two gates may be used to control short channel effects. A finFET is a double-gate structure that exhibits good short channel behavior, and includes a channel formed in a vertical fin. The finFET structure may be fabricated using layout and process techniques similar to those used for conventional planar MOSFETs.
- In one aspect, a method of forming a polysilicon resistor in replacement metal gate (RMG) processing of finFET devices includes forming a plurality of semiconductor fins over a buried oxide layer of a silicon-on-insulator substrate; forming a trench in the buried oxide layer; forming a polysilicon layer over the semiconductor fins and in the trench, the polysilicon layer having a depression corresponding to a location of the trench; forming an insulating layer over the polysilicon layer, and performing a planarizing operation to remove the insulating layer except for a portion of the insulating layer formed in the depression, thereby defining a protective island; patterning the polysilicon layer to define both a dummy gate structure over the fins and the polysilicon resistor; and etching the polysilicon layer to remove the dummy gate structure, wherein the protective island prevents the polysilicon resistor from being removed.
- In another aspect, a method of forming a polysilicon resistor in replacement metal gate (RMG) processing of finFET devices includes forming a plurality of semiconductor fins over a buried oxide layer of a silicon-on-insulator substrate; forming a trench in the buried oxide layer; forming conformal oxide layer on the semiconductor fins, the buried oxide layer, and the trench; forming a polysilicon layer over the semiconductor fins and in the trench, the polysilicon layer having a depression corresponding to a location of the trench; forming an oxide layer over the polysilicon layer; planarizing the oxide layer and the polysilicon layer so as to remove the oxide layer, except for a portion of the oxide layer formed in the depression, thereby defining a protective oxide island directly over a portion of the polysilicon layer corresponding to a location of the polysilicon resistor; forming a nitride hardmask over the polysilicon layer and the protective oxide island; patterning the hardmask and etching the polysilicon layer to define both a dummy gate structure over the fins and the polysilicon resistor; doping the polysilicon resistor; depositing a high density plasma (HDP) oxide layer and planarizing the HDP layer to expose the patterned hardmask layer; removing the patterned hardmask layer and etching the exposed polysilicon layer to remove the dummy gate structure, wherein the protective oxide island prevents the polysilicon resistor from being removed; and forming one or more replacement metal gate stack layers over the fins.
- In another aspect, a semiconductor device includes a silicon-on-insulator substrate including a bulk layer, a buried oxide layer on the bulk layer, and a plurality of semiconductor fins formed on the buried oxide layer; a polysilicon resistor disposed in a trench formed within the buried oxide layer; and one or more replacement metal gate layers formed over the semiconductor fins.
- Referring to the exemplary drawings wherein like elements are numbered alike in the several Figures:
-
FIGS. 1 through 14 are a series of cross sectional views of a method of forming resistor devices, in accordance with an exemplary embodiment, in which: -
FIG. 1 illustrates a starting SOI substrate; -
FIG. 2 illustrates the formation of one or more semiconductor fins in the SOI layer of the SOI substrate; -
FIG. 3 illustrates a photoresist pattern formed over the structure ofFIG. 2 ; -
FIG. 4 illustrates an etch process to form a recess within the BOX layer of the SOI substrate; -
FIG. 5 illustrates the formation of a conformal oxide layer followed by a polysilicon layer deposition; -
FIG. 6 illustrates a blanket oxide deposition over the polysilicon layer; -
FIG. 7 illustrates a planarizing operation to remove most of the oxide material, leaving an oxide island directly over the recess in the BOX layer; -
FIG. 8 illustrates a hardmask layer formed over the structure ofFIG. 7 ; -
FIG. 9 illustrates patterning of the hardmask layer and etching to define both a dummy gate region and a polysilicon resistor; -
FIG. 10 illustrates doping of the polysilicon resistor; -
FIG. 11 illustrates forming a high density plasma (HDP) oxide layer followed by planarizing to expose remaining portions of the hardmask layer; -
FIG. 12 illustrates removal of the hardmask layer and the dummy polysilicon gate material; -
FIG. 13 illustrates the formation of high-k, workfunction and gate metal layers on the structure ofFIG. 12 ; and -
FIG. 14 illustrates planarizing the gate stack layers. - Polysilicon resistors have been widely used in conventional integrated circuit design, including for resistor capacitor (RC) oscillators, current limitation resistance, electrostatic discharge (ESD) protection, radio frequency (RF) post drivers, on-chip termination, impedance matching, etc. In traditional or gate first fabrication techniques for finFET devices that include a polysilicon resistor or other such passive structures, the polysilicon formation is used for both the gate stack as well as for the resistor.
- On the other hand, with replacement metal gate (RMG) or gate last technology for finFET devices, a material such as polysilicon is used to define a dummy gate structure over the semiconductor fins prior to source/drain definition, doping, epitaxial fin merging, etc. Thereafter, the dummy gate material is selectively removed from the structure followed by formation of the final device gate stack materials, such as one or more high-k dielectric layers, metal workfunction layers and metal gate conductor layers. Thus, polysilicon resistors are not easily integrated into RMG finFET processing due to the subsequent removal operation of dummy polysilicon gate material.
- Presently, metal resistors are commonly used in RMG finFET processing in lieu of polysilicon resistors. However, the use of metal for the resistor is not as advantageous as polysilicon, since in order to have a larger range of resistance values it is generally necessary to have a wider variety of sizes for the metal resistor given a fairly constant resistivity value. In contrast, polysilicon resistors offer flexibility in terms of resistance variation for a given size, using appropriate adjustments in doping of the resistor, to achieve resistance values of about 200-1000 ohms per square (Ω/□) for example. Therefore, it would be desirable to be able to integrate polysilicon resistor formation into SOI RMG finFET processing.
- Accordingly, disclosed herein is a method of forming polysilicon resistors in SOI, RMG finFET processes. By forming a recess in the buried oxide (BOX) layer of the SOI substrate corresponding to the desired location of a polysilicon resistor, a subsequent polysilicon layer deposition (for both dummy gate and resistor use) will assume a similar topography such that a protective oxide layer may be formed in a corresponding recess above the resistor polysilicon. This protective oxide layer remains as an “oxide island” after a planarizing operation, and will protect the polysilicon resistor during removal of the dummy gate polysilicon material over the fin structures.
- Referring initially to
FIG. 1 , there is shown a cross sectional view of a starting silicon-on-insulator (SOI)substrate 100 suitable for use in accordance with exemplary embodiments. TheSOI substrate 100 includes a bulk semiconductor layer 102 (e.g., silicon), a buried insulator or oxide layer (BOX) 104 formed on thebulk semiconductor layer 102, and a semiconductor (e.g., silicon)layer 106 formed on theBOX layer 104. As shown inFIG. 2 , one ormore semiconductor fins 108 are formed in theSOI layer 106 using any technique suitable in the art, including photoresist/hardmask patterning and etching, sidewall image transfer (SIT), and the like. - In
FIG. 3 , aphotoresist layer 110 is formed over the structure ofFIG. 2 , and an opening ortrench 112 is patterned into thephotoresist layer 110 corresponding to a desired location of a polysilicon resistor to be formed in later processing operations. Thetrench 112 is then transferred into a portion of theBOX layer 104, as shown inFIG. 4 . Once thetrench 112 is formed in theBOX layer 104, the photoresist layer may then be removed. - Referring now to
FIG. 5 , a thin oxide layer (e.g., SiO2) 114 is conformally deposited over exposed surfaces, including the top surface of theBOX layer 104, including side and bottom surfaces of thetrench 112, and top and side surfaces of thesemiconductor fins 108. Theoxide layer 114 may be formed by atomic layer deposition (ALD), for example, to an exemplary thickness of about 2-4 nanometers (nm). The oxide deposition is then followed by deposition of apolysilicon layer 116, which serves as both a dummy gate material over thefins 108, as well as the subsequently defined polysilicon resistor. Theoxide layer 114 has an exemplary thickness of about 30-100 nm, and it will be noted that theoxide layer 114 has a topography that generally minors that of the underling surfaces. In particular, it will also be seen fromFIG. 5 that there is adepression 118 in theoxide layer 114 corresponding to thetrench 112 defined in theBOX layer 104. - As then shown in
FIG. 6 , an oxide layer 120 (e.g., SiO2) is blanket deposited over thetopographic polysilicon layer 116 completely filling thedepression 118. A chemical mechanical planarizing/polishing (CMP) operation is then used to remove most of theoxide layer 120 and planarize the dummy gate portion of theoxide layer 116. This is illustrated inFIG. 7 , which also shows that a protective “oxide island” 122 remains over the portion of thepolysilicon layer 116 formed in the recess of theBOX layer 104. Theprotective oxide island 122 ultimately protects the polysilicon resistor at a point in processing when removing dummy gate polysilicon material, as will be described in further detail. - Referring to
FIG. 8 , ahardmask layer 124 is formed over the structure ofFIG. 7 , including planarized top surfaces of thepolysilicon layer 116 and theprotective oxide island 122. Thehardmask layer 124 may include any suitable material, such as nitride layer for example, that has an etch selectivity with respect to oxide and polysilicon materials. As shown inFIG. 9 , thehardmask layer 124 is patterned, followed by etching to remove portions of thepolysilicon layer 116 not used for the dummy gate structure or for thepolysilicon resistor 126. It will be noted that theprotective oxide island 122 remains over the newly definedpolysilicon resistor 126. - After the dummy gate and resistor definition in
FIG. 9 ,FIG. 10 illustrates the formation and patterning of a resistlayer 128 to expose the region including thepolysilicon resistor 126. An ion implantation (e.g., boron), indicated by the arrows inFIG. 10 , is used to dope the resistor (now designated by 126′) to a desired conductivity. The desired conductivity of the dopedresistor 126′ depends on the concentration of the dopant atoms and implantation energy, among other aspects. In general, the implant conditions are selected so as place a majority of the dopant concentration roughly at a mid-region of theresistor 126′. - With the
resistor 126′ now doped to have the desired resistance value, the resist layer may then be removed. As then shown inFIG. 11 , a high density plasma (HDP)oxide layer 130 is formed over the structure, and then planarized to expose remaining portions of thehardmask layer 124. Thehardmask layer 124 is then selectively removed to expose the dummygate polysilicon material 116 over thefins 108. Notably, the hardmask removal leaves theprotective oxide island 126 substantially intact. InFIG. 12 , an etch process to remove the dummy gate polysilicon material is performed, leaving theresistor 126′ in place. The thinconformal oxide layer 114 may optionally be removed after the polysilicon removal, in preparation for the replacement gate stack formation. Alternatively, it may remain in place to act as an interfacial layer for a high-k gate dielectric layer. - As then shown in
FIG. 13 , RMG processing as known in the art may continue, including the formation of high-k, workfunction and gate metal layers. For ease of illustration, the gate stack layers are generally indicated by 132 inFIG. 13 , and it will be understood that thelayers 132 may include several materials. Finally, as shown inFIG. 14 , the gate stack material layers 132 are planarized to define a finFET area and a dopedpolysilicon resistor 126′. From this point, processing may continue as known in the art, including forming FET and resistor contact structures, and upper level wiring. - As will thus be appreciated, the topographic deposition of polysilicon material followed by oxide deposition allows for an aligned, protective oxide cap to cover resistor polysilicon material in a replacement gate process for SOI finFET devices such that dummy gate material removal does not affect the integrity of the resistor.
- While the invention has been described with reference to a preferred embodiment or embodiments, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted for elements thereof without departing from the scope of the invention. In addition, many modifications may be made to adapt a particular situation or material to the teachings of the invention without departing from the essential scope thereof. Therefore, it is intended that the invention not be limited to the particular embodiment disclosed as the best mode contemplated for carrying out this invention, but that the invention will include all embodiments falling within the scope of the appended claims.
Claims (18)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/708,564 US9514998B1 (en) | 2015-05-11 | 2015-05-11 | Polysilicon resistor formation in silicon-on-insulator replacement metal gate finFET processes |
US15/060,008 US9502313B1 (en) | 2015-05-11 | 2016-03-03 | Polysilicon resistor formation in silicon-on-insulator replacement metal gate finFET processes |
US15/157,993 US9698061B2 (en) | 2015-05-11 | 2016-05-18 | Polysilicon resistor formation in silicon-on-insulator replacement metal gate finFET processes |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/708,564 US9514998B1 (en) | 2015-05-11 | 2015-05-11 | Polysilicon resistor formation in silicon-on-insulator replacement metal gate finFET processes |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/060,008 Continuation US9502313B1 (en) | 2015-05-11 | 2016-03-03 | Polysilicon resistor formation in silicon-on-insulator replacement metal gate finFET processes |
US15/157,993 Division US9698061B2 (en) | 2015-05-11 | 2016-05-18 | Polysilicon resistor formation in silicon-on-insulator replacement metal gate finFET processes |
Publications (2)
Publication Number | Publication Date |
---|---|
US20160336238A1 true US20160336238A1 (en) | 2016-11-17 |
US9514998B1 US9514998B1 (en) | 2016-12-06 |
Family
ID=57277644
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/708,564 Active US9514998B1 (en) | 2015-05-11 | 2015-05-11 | Polysilicon resistor formation in silicon-on-insulator replacement metal gate finFET processes |
US15/060,008 Active US9502313B1 (en) | 2015-05-11 | 2016-03-03 | Polysilicon resistor formation in silicon-on-insulator replacement metal gate finFET processes |
US15/157,993 Active US9698061B2 (en) | 2015-05-11 | 2016-05-18 | Polysilicon resistor formation in silicon-on-insulator replacement metal gate finFET processes |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/060,008 Active US9502313B1 (en) | 2015-05-11 | 2016-03-03 | Polysilicon resistor formation in silicon-on-insulator replacement metal gate finFET processes |
US15/157,993 Active US9698061B2 (en) | 2015-05-11 | 2016-05-18 | Polysilicon resistor formation in silicon-on-insulator replacement metal gate finFET processes |
Country Status (1)
Country | Link |
---|---|
US (3) | US9514998B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110148582A (en) * | 2019-04-15 | 2019-08-20 | 上海华力集成电路制造有限公司 | The manufacturing method of contact hole |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9917082B1 (en) * | 2017-01-17 | 2018-03-13 | International Business Machines Corporation | Approach to fabrication of an on-chip resistor with a field effect transistor |
CN107256855B (en) * | 2017-07-11 | 2019-07-12 | 上海华力微电子有限公司 | A kind of fuse and its manufacturing method |
US11374092B2 (en) | 2019-09-23 | 2022-06-28 | Globalfoundries U.S. Inc. | Virtual bulk in semiconductor on insulator technology |
US11881395B2 (en) | 2021-09-01 | 2024-01-23 | Globalfoundries U.S. Inc. | Bipolar transistor structure on semiconductor fin and methods to form same |
US11843044B2 (en) | 2021-09-29 | 2023-12-12 | Globalfoundries U.S. Inc. | Bipolar transistor structure on semiconductor fin and methods to form same |
US11749747B2 (en) | 2022-01-13 | 2023-09-05 | Globalfoundries U.S. Inc. | Bipolar transistor structure with collector on polycrystalline isolation layer and methods to form same |
Family Cites Families (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW503439B (en) | 2000-01-21 | 2002-09-21 | United Microelectronics Corp | Combination structure of passive element and logic circuit on silicon on insulator wafer |
US6586311B2 (en) | 2001-04-25 | 2003-07-01 | Advanced Micro Devices, Inc. | Salicide block for silicon-on-insulator (SOI) applications |
US20070018239A1 (en) | 2005-07-20 | 2007-01-25 | International Business Machines Corporation | Sea-of-fins structure on a semiconductor substrate and method of fabrication |
KR100755368B1 (en) | 2006-01-10 | 2007-09-04 | 삼성전자주식회사 | Methods of manufacturing a semiconductor device having a three dimesional structure and semiconductor devices fabricated thereby |
US7301210B2 (en) | 2006-01-12 | 2007-11-27 | International Business Machines Corporation | Method and structure to process thick and thin fins and variable fin to fin spacing |
KR100744137B1 (en) * | 2006-04-06 | 2007-08-01 | 삼성전자주식회사 | Semiconductor device and method of fabricating the same |
KR100748261B1 (en) * | 2006-09-01 | 2007-08-09 | 경북대학교 산학협력단 | Fin field effect transistor haiving low leakage current and method of manufacturing the finfet |
US20100059823A1 (en) | 2008-09-10 | 2010-03-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Resistive device for high-k metal gate technology and method of making |
US8890260B2 (en) | 2009-09-04 | 2014-11-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Polysilicon design for replacement gate technology |
US7985639B2 (en) | 2009-09-18 | 2011-07-26 | GlobalFoundries, Inc. | Method for fabricating a semiconductor device having a semiconductive resistor structure |
US8471344B2 (en) * | 2009-09-21 | 2013-06-25 | International Business Machines Corporation | Integrated circuit device with series-connected fin-type field effect transistors and integrated voltage equalization and method of forming the device |
US9087725B2 (en) * | 2009-12-03 | 2015-07-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFETs with different fin height and EPI height setting |
US8685827B2 (en) | 2011-07-13 | 2014-04-01 | Samsung Electronics Co., Ltd | Method of forming polysilicon resistor during replacement metal gate process and semiconductor device having same |
US8648438B2 (en) | 2011-10-03 | 2014-02-11 | International Business Machines Corporation | Structure and method to form passive devices in ETSOI process flow |
US9524934B2 (en) * | 2011-11-22 | 2016-12-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuits with electrical fuses and methods of forming the same |
US8916426B2 (en) * | 2012-03-27 | 2014-12-23 | International Business Machines Corporation | Passive devices for FinFET integrated circuit technologies |
US8816436B2 (en) * | 2012-05-16 | 2014-08-26 | International Business Machines Corporation | Method and structure for forming fin resistors |
US8796772B2 (en) | 2012-09-24 | 2014-08-05 | Intel Corporation | Precision resistor for non-planar semiconductor device architecture |
US8664723B1 (en) * | 2012-10-31 | 2014-03-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit structures having base resistance tuning regions and methods for forming the same |
US8946014B2 (en) * | 2012-12-28 | 2015-02-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFET device structure and methods of making same |
US8906754B2 (en) * | 2013-03-15 | 2014-12-09 | Globalfoundries Inc. | Methods of forming a semiconductor device with a protected gate cap layer and the resulting device |
FR3009646A1 (en) * | 2013-08-06 | 2015-02-13 | St Microelectronics Sa |
-
2015
- 2015-05-11 US US14/708,564 patent/US9514998B1/en active Active
-
2016
- 2016-03-03 US US15/060,008 patent/US9502313B1/en active Active
- 2016-05-18 US US15/157,993 patent/US9698061B2/en active Active
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110148582A (en) * | 2019-04-15 | 2019-08-20 | 上海华力集成电路制造有限公司 | The manufacturing method of contact hole |
Also Published As
Publication number | Publication date |
---|---|
US9502313B1 (en) | 2016-11-22 |
US9514998B1 (en) | 2016-12-06 |
US9698061B2 (en) | 2017-07-04 |
US20160336239A1 (en) | 2016-11-17 |
US20160336348A1 (en) | 2016-11-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9722043B2 (en) | Self-aligned trench silicide process for preventing gate contact to silicide shorts | |
US9698061B2 (en) | Polysilicon resistor formation in silicon-on-insulator replacement metal gate finFET processes | |
US9070742B2 (en) | FinFet integrated circuits with uniform fin height and methods for fabricating the same | |
US9425105B1 (en) | Semiconductor device including self-aligned gate structure and improved gate spacer topography | |
USRE46303E1 (en) | Isolation region fabrication for replacement gate processing | |
TWI596711B (en) | Cointegration of bulk and soi semiconductor devices | |
KR101259402B1 (en) | Semiconductor device comprising a field-effect transistor in a silicon-on-insulator structure | |
US8586966B2 (en) | Contacts for nanowire field effect transistors | |
US10276574B2 (en) | Semiconductor device and manufacturing method thereof | |
CN107516668B (en) | Semiconductor device and method for manufacturing the same | |
KR101716937B1 (en) | Semiconductor device, layout of semiconductor device, and method of manufacturing semiconductor device | |
US11018239B2 (en) | Semiconductor device and manufacturing method thereof | |
US8673723B1 (en) | Methods of forming isolation regions for FinFET semiconductor devices | |
CN104022027A (en) | Circuit incorporating multiple gate stack compositions | |
US11404418B2 (en) | Semiconductor device and manufacturing method thereof | |
CN105679674B (en) | The method that gate height changes is reduced using overlapping mask | |
US7271448B2 (en) | Multiple gate field effect transistor structure | |
US9911601B2 (en) | Epitaxial silicon germanium fin formation using sacrificial silicon fin templates | |
US8957464B2 (en) | Transistors with uniaxial stress channels | |
US7633103B2 (en) | Semiconductor device and methods for fabricating same | |
US11127818B2 (en) | High voltage transistor with fin source/drain regions and trench gate structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BASKER, VEERARAGHAVAN S.;BU, HUIMING;YAMASHITA, TENKO;REEL/FRAME:035606/0847 Effective date: 20150504 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FEPP | Fee payment procedure |
Free format text: SURCHARGE FOR LATE PAYMENT, LARGE ENTITY (ORIGINAL EVENT CODE: M1554); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |