USRE46303E1 - Isolation region fabrication for replacement gate processing - Google Patents
Isolation region fabrication for replacement gate processing Download PDFInfo
- Publication number
- USRE46303E1 USRE46303E1 US14/872,790 US201514872790A USRE46303E US RE46303 E1 USRE46303 E1 US RE46303E1 US 201514872790 A US201514872790 A US 201514872790A US RE46303 E USRE46303 E US RE46303E
- Authority
- US
- United States
- Prior art keywords
- isolation region
- dummy
- dummy gates
- forming
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000002955 isolation Methods 0.000 title claims abstract description 77
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 14
- 238000000034 method Methods 0.000 claims abstract description 47
- 239000000758 substrate Substances 0.000 claims abstract description 25
- 239000011810 insulating material Substances 0.000 claims abstract description 12
- 239000004065 semiconductor Substances 0.000 claims description 24
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 22
- 229910052710 silicon Inorganic materials 0.000 claims description 22
- 239000010703 silicon Substances 0.000 claims description 22
- 125000006850 spacer group Chemical group 0.000 claims description 16
- 239000012212 insulator Substances 0.000 claims description 7
- 230000015572 biosynthetic process Effects 0.000 claims description 6
- 238000005530 etching Methods 0.000 claims description 6
- 229920002120 photoresistant polymer Polymers 0.000 claims description 6
- WKBOTKDWSSQWDR-UHFFFAOYSA-N Bromine atom Chemical compound [Br] WKBOTKDWSSQWDR-UHFFFAOYSA-N 0.000 claims description 4
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 4
- GDTBXPJZTBHREO-UHFFFAOYSA-N bromine Substances BrBr GDTBXPJZTBHREO-UHFFFAOYSA-N 0.000 claims description 4
- 229910052794 bromium Inorganic materials 0.000 claims description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 4
- 239000002184 metal Substances 0.000 claims description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 3
- 229920005591 polysilicon Polymers 0.000 claims description 3
- 235000012239 silicon dioxide Nutrition 0.000 claims description 2
- 239000000377 silicon dioxide Substances 0.000 claims description 2
- 238000000151 deposition Methods 0.000 claims 2
- 230000005669 field effect Effects 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 230000006870 function Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28123—Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
- H01L21/76283—Lateral isolation by refilling of trenches with dielectric material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823481—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
Definitions
- This disclosure relates generally to the field of integrated circuit (IC) manufacturing, and more specifically to isolation region fabrication for electrical isolation between semiconductor devices on an IC.
- IC integrated circuit
- ICs are formed by connecting isolated active devices, which may include semiconductor devices such as field effect transistors (FETs), through specific electrical connection paths to form logic or memory circuits. Therefore, electrical isolation between active devices is important in IC fabrication. Isolation of FETs from one another is usually provided by shallow trench isolation (STI) regions located between active silicon islands.
- STI shallow trench isolation
- An STI region may be formed by forming a trench in the substrate between the active devices by etching, and then filling the trench with an insulating material, such as an oxide. After the STI trench is filled with the insulating material, the surface profile of the STI region may be planarized by, for example, chemical mechanical polishing (CMP).
- CMP chemical mechanical polishing
- a method for isolation region fabrication for replacement gate integrated circuit (IC) processing includes forming a plurality of dummy gates on a substrate; forming a block mask over the plurality of dummy gates, such that the block mask selectively exposes a dummy gate of the plurality of dummy gates; removing the exposed dummy gate to form an isolation region recess corresponding to the removed dummy gate; filling the isolation region recess with an insulating material to form an isolation region; removing the block mask to expose a remaining plurality of dummy gates; and performing replacement gate processing on the remaining plurality of dummy gates to form a plurality of active devices, wherein at least two of the plurality of active devices are electrically isolated from each other by the isolation region.
- IC replacement gate integrated circuit
- a semiconductor structure in another aspect, includes a silicon-on-insulator (SOI) substrate, the SOI substrate comprising a bottom silicon layer, a buried oxide (BOX) layer, and a top silicon layer; a plurality of active devices formed on the top silicon layer; and an isolation region located between two of the active devices, wherein at least two of the plurality of active devices are electrically isolated from each other by the isolation region, and wherein the isolation region extends through the top silicon layer to the BOX layer.
- SOI silicon-on-insulator
- BOX buried oxide
- FIG. 1 illustrates a flowchart of an embodiment of a method of isolation region fabrication for replacement gate processing.
- FIG. 2A is a cross sectional view illustrating an embodiment of a semiconductor structure including dummy gates on a silicon-on-insulator (SOI) substrate.
- SOI silicon-on-insulator
- FIG. 2B is a top view illustrating an embodiment of the semiconductor structure of FIG. 2A that comprises fins for formation of fin field effect transistors (finFETs).
- finFETs fin field effect transistors
- FIG. 3 is a cross sectional view illustrating the semiconductor structure of FIG. 2A after formation of an interlevel dielectric layer (ILD) over the dummy gates.
- ILD interlevel dielectric layer
- FIG. 4 is a cross sectional view illustrating the semiconductor structure of FIG. 3 after application and patterning of photoresist.
- FIG. 5 is a cross sectional view illustrating the semiconductor structure of FIG. 3 after removal of an exposed dummy gate to form an isolation region trench.
- FIG. 6 is a cross sectional view illustrating the semiconductor structure of FIG. 4 after removal filling the isolation region trench with an isolation dielectric.
- FIG. 7 is a cross sectional view illustrating the semiconductor structure of FIG. 5 after formation of a hardmask layer over the isolation region trench.
- FIG. 8 is a cross sectional view illustrating the semiconductor structure of FIG. 6 after replacement gate processing.
- isolation regions may replace STI regions, as is described in U.S. patent application Ser. No. 12/951,575 (Anderson et al.), filed Nov. 22, 2010, which is herein incorporated by reference in its entirety.
- a relatively dense, low-capacitance IC may be formed by replacement gate (i.e., gate-last) processing through use of a block mask that selectively allows removal of active silicon in a gate opening to form an isolation region. The active silicon is removed in a manner that is self-aligned to the dummy gate, such that there is no overlap of gate to active area and hence minimal capacitance penalty.
- FIG. 1 shows a flowchart of an embodiment of a method 100 of isolation region fabrication for replacement gate processing.
- FIG. 1 is discussed with reference to FIGS. 2-7 .
- a semiconductor structure including dummy gates, source/drain regions, spacers is formed on a substrate using regular semiconductor processing techniques, and an interlevel dielectric layer (ILD) is formed over the dummy gates.
- the semiconductor structure may also include raised source/drain regions located on either side of the dummy gates underneath the spacers is some embodiments.
- the semiconductor structure may include any appropriate semiconductor structure that includes dummy gates, including but not limited to a fin field effect transistor (finFET) structure. An embodiment of such a semiconductor structure 200 A is shown in FIG. 2A .
- finFET fin field effect transistor
- the substrate is a silicon-on-insulator substrate, including bottom silicon layer 201 , buried oxide (BOX) layer 202 , and top silicon layer 203 .
- Dummy gates 204 are located on top silicon layer 203 .
- a gate dielectric layer 207 is formed underneath each dummy gate 204 .
- the dummy gate structure 204 may be polysilicon in some embodiments.
- the gate dielectric layer 207 may be any appropriate dielectric material, and in some embodiments may include a bottom dielectric layer and a top metal layer.
- Spacers 205 are formed on either side of the dummy gates 204 .
- FIG. 2B shows a top view of an embodiment of the semiconductor structure 200 A of FIG.
- the dummy gates 204 wrap around and cover the fins that comprise top silicon layer 203 .
- ILD 301 is formed over the dummy gates 204 and spacers 205 , and ILD 301 is planarized such that the top surfaces of dummy gates 204 are exposed.
- a block mask is applied to the top surface of the dummy gates and the ILD, and the block mask is patterned to selectively expose the dummy gates that are to become isolation regions.
- the block mask may comprise, for example, photoresist.
- FIG. 4 shows an embodiment of the semiconductor structure 200 A after application and patterning of photoresist 401 to form the block mask, which exposes a dummy gate 402 . Then, turning again to method 100 , in block 103 , the exposed dummy gate is removed, and the portion of the top silicon layer located underneath the removed dummy gate is etched down to the BOX layer to form an isolation region recess.
- the etch used to remove exposed dummy gate 402 and its respective gate dielectric layer 207 , and to form the recess 501 in top silicon layer 203 may be a sequential multistage etch.
- the sequential multistage etch may have 3 or 4 different stages depending on the materials that make up dummy gate 204 and gate dielectric layer 207 .
- dummy gate 402 may be removed using a dry etch such as a bromine-based etch.
- the respective gate dielectric layer 207 may next be removed using a wet etch, such as a hydrofluoric etch for example.
- the etch to remove the gate dielectric layer 207 may be a 2-stage etch. Then, the recess 501 may be formed in the top silicon layer 203 using a dry etch such as a bromine-based etch to etch down to BOX layer 202 .
- the recess that was formed during the etch performed in block 103 is filled with an insulating material to form the isolation region, and the top surface of the insulating material is planarized such as is shown in FIG. 6 .
- the recess 501 is filled with an insulator, and the top surface of the insulator is planarized, to form isolation region 601 .
- the insulator that comprises isolation region 601 may include silicon dioxide or silicon nitride in various embodiments.
- flow of method 100 proceeds to block 105 , in which a hardmask layer is formed over the isolation region and the photoresist is removed.
- the hardmask layer 701 may be silicon nitride.
- the photoresist 401 is also removed to expose the top surfaces of the remaining dummy gates 204 .
- FIG. 7 An example of an IC device 800 including an isolation region 601 between two active devices is shown in FIG. 7 .
- Dummy gates 204 have been replaced with gate stacks 801 to form active FETs 802 , including gate stacks 801 , gate dielectric layer 207 , spacers 205 , and source/drain and channel regions located underneath the devices in the top silicon layer 203 .
- the active FETs 802 may include raised source/drain regions (not shown) located under the spacers 205 in some embodiments.
- the active FETs 802 are separated by the isolation region 601 , which extends down to BOX layer 202 , preventing electrical leakage between active FETs 802 .
- the hardmask layer 701 acts to protect the isolation region 601 during the replacement gate processing.
- the hardmask layer 701 may be left on the device 800 in some embodiments, or in other embodiments the hardmask layer 701 may be removed after replacement gate processing is completed.
- FIGS. 2A-8 are shown for illustrative purposes only; a device formed using method 100 may include any appropriate number, type, and layout of FETs separated by any appropriate number and layout of isolation regions.
- two active devices in a semiconductor structure may have two isolation regions located between the two active devices.
- the gate dielectric layer that is initially formed underneath the dummy gate may be replaced during the replacement gate processing.
- the finished active devices may comprise finFETs in some embodiments, or any other appropriate type of active device that may be formed by replacement gate processing in other embodiments.
- the technical effects and benefits of exemplary embodiments include formation of an IC having relatively high device density and low capacitance through replacement gate processing.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Element Separation (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Thin Film Transistor (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
A method for isolation region fabrication for replacement gate integrated circuit (IC) processing includes forming a plurality of dummy gates on a substrate; forming a block mask over the plurality of dummy gates, such that the block mask selectively exposes a dummy gate of the plurality of dummy gates; removing the exposed dummy gate to form an isolation region recess corresponding to the removed dummy gate; filling the isolation region recess with an insulating material to form an isolation region; removing the block mask to expose a remaining plurality of dummy gates; and performing replacement gate processing on the remaining plurality of dummy gates to form a plurality of active devices, wherein at least two of the plurality of active devices are electrically isolated from each other by the isolation region.
Description
This disclosure relates generally to the field of integrated circuit (IC) manufacturing, and more specifically to isolation region fabrication for electrical isolation between semiconductor devices on an IC.
ICs are formed by connecting isolated active devices, which may include semiconductor devices such as field effect transistors (FETs), through specific electrical connection paths to form logic or memory circuits. Therefore, electrical isolation between active devices is important in IC fabrication. Isolation of FETs from one another is usually provided by shallow trench isolation (STI) regions located between active silicon islands. An STI region may be formed by forming a trench in the substrate between the active devices by etching, and then filling the trench with an insulating material, such as an oxide. After the STI trench is filled with the insulating material, the surface profile of the STI region may be planarized by, for example, chemical mechanical polishing (CMP).
However, use of raised (or regrown) source/drain structures, which may be employed to achieve lower series resistances of the IC or to strain FET channels, may exhibit significant growth non-uniformities at the boundary between a gate and an STI region, or when the opening in which the source/drain structure is formed is of variable dimensions. This results in increased variability in FET threshold voltage (Vt), delay, and leakage, which in turn degrades over-all product performance and power. One solution to such boundary non-uniformity is to require all STI regions to be bounded by isolation regions. However, inclusion of such isolation region structures may limit space available for wiring, device density, and increase the load capacitance, thereby increasing switching power of the IC.
In one aspect, a method for isolation region fabrication for replacement gate integrated circuit (IC) processing includes forming a plurality of dummy gates on a substrate; forming a block mask over the plurality of dummy gates, such that the block mask selectively exposes a dummy gate of the plurality of dummy gates; removing the exposed dummy gate to form an isolation region recess corresponding to the removed dummy gate; filling the isolation region recess with an insulating material to form an isolation region; removing the block mask to expose a remaining plurality of dummy gates; and performing replacement gate processing on the remaining plurality of dummy gates to form a plurality of active devices, wherein at least two of the plurality of active devices are electrically isolated from each other by the isolation region.
In another aspect, a semiconductor structure, includes a silicon-on-insulator (SOI) substrate, the SOI substrate comprising a bottom silicon layer, a buried oxide (BOX) layer, and a top silicon layer; a plurality of active devices formed on the top silicon layer; and an isolation region located between two of the active devices, wherein at least two of the plurality of active devices are electrically isolated from each other by the isolation region, and wherein the isolation region extends through the top silicon layer to the BOX layer.
Additional features are realized through the techniques of the present exemplary embodiment. Other embodiments are described in detail herein and are considered a part of what is claimed. For a better understanding of the features of the exemplary embodiment, refer to the description and to the drawings.
Referring now to the drawings wherein like elements are numbered alike in the several FIGURES:
Embodiments of a method for isolation region fabrication for replacement gate processing, and an IC including isolation regions, are provided, with exemplary embodiments being discussed below in detail. Instead of placing isolation regions at STI region boundaries, isolation regions may replace STI regions, as is described in U.S. patent application Ser. No. 12/951,575 (Anderson et al.), filed Nov. 22, 2010, which is herein incorporated by reference in its entirety. A relatively dense, low-capacitance IC may be formed by replacement gate (i.e., gate-last) processing through use of a block mask that selectively allows removal of active silicon in a gate opening to form an isolation region. The active silicon is removed in a manner that is self-aligned to the dummy gate, such that there is no overlap of gate to active area and hence minimal capacitance penalty.
Returning to method 100, in block 102, a block mask is applied to the top surface of the dummy gates and the ILD, and the block mask is patterned to selectively expose the dummy gates that are to become isolation regions. The block mask may comprise, for example, photoresist. FIG. 4 shows an embodiment of the semiconductor structure 200A after application and patterning of photoresist 401 to form the block mask, which exposes a dummy gate 402. Then, turning again to method 100, in block 103, the exposed dummy gate is removed, and the portion of the top silicon layer located underneath the removed dummy gate is etched down to the BOX layer to form an isolation region recess. FIG. 5 shows an embodiment of a device including an isolation region recess 501. The etch used to remove exposed dummy gate 402 and its respective gate dielectric layer 207, and to form the recess 501 in top silicon layer 203, may be a sequential multistage etch. The sequential multistage etch may have 3 or 4 different stages depending on the materials that make up dummy gate 204 and gate dielectric layer 207. In embodiments in which the dummy gate 402 is polysilicon, dummy gate 402 may be removed using a dry etch such as a bromine-based etch. The respective gate dielectric layer 207 may next be removed using a wet etch, such as a hydrofluoric etch for example. In embodiments in which respective gate dielectric layer 207 includes a bottom dielectric layer and a top metal layer, the etch to remove the gate dielectric layer 207 may be a 2-stage etch. Then, the recess 501 may be formed in the top silicon layer 203 using a dry etch such as a bromine-based etch to etch down to BOX layer 202.
Next, in method 100 of FIG. 1 , in block 104, the recess that was formed during the etch performed in block 103 is filled with an insulating material to form the isolation region, and the top surface of the insulating material is planarized such as is shown in FIG. 6 . In FIG. 6 , the recess 501 is filled with an insulator, and the top surface of the insulator is planarized, to form isolation region 601. The insulator that comprises isolation region 601 may include silicon dioxide or silicon nitride in various embodiments. Then, flow of method 100 proceeds to block 105, in which a hardmask layer is formed over the isolation region and the photoresist is removed. FIG. 7 shows an embodiment of a hardmask layer 701 formed over the isolation region 601. The hardmask layer 701 may be silicon nitride. The photoresist 401 is also removed to expose the top surfaces of the remaining dummy gates 204.
Lastly, in block 106 of method 100 of FIG. 1 , replacement gate processing is performed on the remaining dummy gates, resulting in an IC device including electrical devices separated by isolation regions. An example of an IC device 800 including an isolation region 601 between two active devices is shown in FIG. 7 . Dummy gates 204 have been replaced with gate stacks 801 to form active FETs 802, including gate stacks 801, gate dielectric layer 207, spacers 205, and source/drain and channel regions located underneath the devices in the top silicon layer 203. The active FETs 802 may include raised source/drain regions (not shown) located under the spacers 205 in some embodiments. The active FETs 802 are separated by the isolation region 601, which extends down to BOX layer 202, preventing electrical leakage between active FETs 802. The hardmask layer 701 acts to protect the isolation region 601 during the replacement gate processing. The hardmask layer 701 may be left on the device 800 in some embodiments, or in other embodiments the hardmask layer 701 may be removed after replacement gate processing is completed. FIGS. 2A-8 are shown for illustrative purposes only; a device formed using method 100 may include any appropriate number, type, and layout of FETs separated by any appropriate number and layout of isolation regions. For example, in some embodiments, two active devices in a semiconductor structure may have two isolation regions located between the two active devices. Also, in some embodiments, the gate dielectric layer that is initially formed underneath the dummy gate may be replaced during the replacement gate processing. The finished active devices may comprise finFETs in some embodiments, or any other appropriate type of active device that may be formed by replacement gate processing in other embodiments.
The technical effects and benefits of exemplary embodiments include formation of an IC having relatively high device density and low capacitance through replacement gate processing.
The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an”, and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
The corresponding structures, materials, acts, and equivalents of all means or step plus function elements in the claims below are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed. The description of the present invention has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the invention. The embodiment was chosen and described in order to best explain the principles of the invention and the practical application, and to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated.
Claims (32)
1. A method for isolation region fabrication for replacement gate integrated circuit (IC) processing, the method comprising:
forming a plurality of dummy gates on a substrate;
forming a block mask over the plurality of dummy gates, such that the block mask selectively exposes a dummy gate of the plurality of dummy gates;
removing the exposed dummy gate to form an isolation region recess corresponding to the removed dummy gate;
filling the isolation region recess with an insulating material to form an isolation region;
removing the block mask to expose a remaining plurality of dummy gates; and
performing replacement gate processing on the remaining plurality of dummy gates to form a plurality of active devices, wherein at least two of the plurality of active devices are electrically isolated from each other by the isolation region.
2. The method of claim 1 , wherein the substrate comprises a silicon-on-insulator substrate comprising a bottom silicon layer, a buried oxide (BOX) layer located on the bottom silicon layer, and a top silicon layer located on the BOX layer, wherein the plurality of dummy gates are formed on the top silicon layer, and wherein the isolation region recess extends through the top silicon layer down to the BOX layer.
3. The method of claim 1 , wherein the insulating material comprises one of silicon dioxide and silicon nitride.
4. The method of claim 1 , wherein removing the exposed dummy gate to form the isolation region recess comprises a sequential multilevel etch.
5. The method of claim 4 , wherein the sequential multilevel etch comprises:
etching the exposed dummy gate using a first etch;
etching a gate dielectric layer corresponding to the exposed dummy gate using a second etch; and
etching a top silicon layer of the substrate down to a buried oxide (BOX) layer of the substrate using a third etch.
6. The method of claim 5 , wherein the exposed dummy gate comprises polysilicon, and the first etch comprises a bromine-based dry etch.
7. The method of claim 5 , wherein the second etch comprises a hydrofluoric etch.
8. The method of claim 5 , wherein the gate dielectric layer comprises a bottom dielectric layer located on the substrate, and a top metal layer located on the bottom dielectric layer, and wherein the second etch comprises a two-stage etch.
9. The method of claim 5 , wherein the third etch comprises a bromine-based dry etch.
10. The method of claim 1 , further comprising forming a hardmask layer over the isolation region before performing the replacement gate processing on the remaining plurality of dummy gates to form the plurality of active devices.
11. The method of claim 10 , further comprising removing the hardmask layer after formation of the plurality of active devices.
12. The method of claim 10 , wherein the hardmask layer comprises silicon nitride.
13. The method of claim 1 , wherein the block mask comprises photoresist.
14. The method of claim 1 , wherein the isolation region extends between a pair of spacers that are located on the substrate on either side of the isolation region, and through an interlevel dielectric (ILD) layer that is located over the pair of spacers.
15. A method of manufacturing a semiconductor device, the method comprising:
forming a plurality of dummy gates on a substrate;
forming an interlevel dielectric layer over the substrate including the plurality of dummy gates;
forming a block mask over the plurality of dummy gates and over the interlevel dielectric layer, such that the block mask selectively exposes a dummy gate of the plurality of dummy gates;
removing the exposed dummy gate to form an isolation region recess corresponding to the removed dummy gate;
filling the isolation region recess with an insulating material to form an isolation region;
removing the block mask to expose a remaining plurality of dummy gates; and
performing replacement gate processing on the remaining plurality of dummy gates to form a plurality of active devices, wherein at least two of the plurality of active devices are electrically isolated from each other by the isolation region.
16. The method of claim 15, further comprising:
planarizing the interlevel dielectric layer to expose top surfaces of the plurality of dummy gates.
17. The method of claim 15, wherein the isolation region extends through the interlevel dielectric layer.
18. The method of claim 15, wherein forming the block mask comprises forming the block mask to expose a portion of the interlevel dielectric layer, and
wherein removing the exposed dummy gate comprises removing the exposed dummy gate using the block mask and the exposed portion of the interlevel dielectric layer as etching masks.
19. The method of claim 15 wherein the substrate includes a fin for a finFET.
20. The method of claim 15 further comprising:
forming spacers on opposing side walls of the plurality of dummy gates beneath the interlevel dielectric layer.
21. The method of claim 20 wherein forming the block mask comprises forming the block mask so that the block mask selectively exposes the dummy gate of the plurality of dummy gates and a pair of the spacers thereon.
22. The method of claim 21 wherein filling the isolation region recess comprises forming the isolation region to extend through the pair of spacers and the interlevel dielectric layer.
23. The method of claim 15 further comprising:
forming spacers on opposing side walls of the plurality of dummy gates.
24. The method of claim 15 wherein after performing the replacement gate processing a top surface of the interlevel dielectric layer is coplanar with top surfaces of the plurality of active devices.
25. A method for isolation region fabrication for replacement gate integrated circuit (IC) processing, the method comprising:
forming a plurality of dummy gates on a substrate;
forming spacers on opposing side walls of the plurality of dummy gates;
forming a block mask over the plurality of dummy gates, such that the block mask selectively exposes a dummy gate of the plurality of dummy gates, the exposed dummy gate having a pair of the spacers thereon;
removing the exposed dummy gate to form an isolation region recess corresponding to the removed dummy gate;
filling the isolation region recess with an insulating material to form an isolation region extending between the pair of spacers;
removing the block mask to expose remaining ones of the plurality of dummy gates; and
performing replacement gate processing on the remaining ones of the plurality of dummy gates to form a plurality of active devices, wherein at least two of the plurality of active devices are electrically isolated from each other by the isolation region.
26. The method of claim 25, wherein the substrate includes a fin for a finFET.
27. The method of claim 25, further comprising:
prior to forming the block mask, forming an interlevel dielectric layer over the substrate including the plurality of dummy gates; and
planarizing the interlevel dielectric layer to expose top surfaces of the dummy gates.
28. The method of claim 27, wherein the isolation region extends through the pair of spacers and the interlevel dielectric layer.
29. The method of claim 27, wherein forming the block mask comprises forming the block mask to expose a portion of the interlevel dielectric layer, and
wherein removing the exposed dummy gate comprises removing the exposed dummy gate using the block mask and the exposed portion of the interlevel dielectric layer as etching masks.
30. The method of claim 25 further comprising:
prior to forming the block mask, forming an interlevel dielectric layer over the substrate including the plurality of dummy gates; and
wherein after performing the replacement gate processing a top surface of the interlevel dielectric layer is coplanar with top surfaces of the plurality of active devices.
31. A method of manufacturing a semiconductor device, the method comprising:
forming a plurality of dummy gates on a substrate;
forming a mask over the plurality of dummy gates, such that the mask selectively exposes a dummy gate of the plurality of dummy gates;
removing the exposed dummy gate to form an isolation region recess corresponding to the removed dummy gate;
depositing an insulating material in the isolation region recess to form an isolation region;
removing the mask to expose a remaining plurality of dummy gates; and
performing replacement gate processing on the remaining plurality of dummy gates to form a plurality of active devices, wherein at least two of the plurality of active devices are electrically isolated from each other by the isolation region.
32. A method of manufacturing a semiconductor device, the method comprising:
forming a plurality of dummy gates on a substrate;
removing a selected dummy gate from the plurality of dummy gates to form an isolation region recess corresponding to the selected dummy gate;
depositing an insulating material in the isolation region recess to form an isolation region;
exposing remaining ones of the plurality of dummy gates; and
performing replacement gate processing on the remaining ones of the plurality of dummy gates to form a plurality of active devices, wherein at least two of the plurality of active devices are electrically isolated from each other by the isolation region.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/872,790 USRE46303E1 (en) | 2011-08-19 | 2015-10-01 | Isolation region fabrication for replacement gate processing |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/213,713 US8546208B2 (en) | 2011-08-19 | 2011-08-19 | Isolation region fabrication for replacement gate processing |
US14/872,790 USRE46303E1 (en) | 2011-08-19 | 2015-10-01 | Isolation region fabrication for replacement gate processing |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/213,713 Reissue US8546208B2 (en) | 2011-08-19 | 2011-08-19 | Isolation region fabrication for replacement gate processing |
Publications (1)
Publication Number | Publication Date |
---|---|
USRE46303E1 true USRE46303E1 (en) | 2017-02-07 |
Family
ID=47712038
Family Applications (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/213,713 Ceased US8546208B2 (en) | 2011-08-19 | 2011-08-19 | Isolation region fabrication for replacement gate processing |
US13/771,275 Ceased US8643109B2 (en) | 2011-08-19 | 2013-02-20 | Isolation region fabrication for replacement gate processing |
US14/872,790 Active USRE46303E1 (en) | 2011-08-19 | 2015-10-01 | Isolation region fabrication for replacement gate processing |
US15/015,546 Active USRE46448E1 (en) | 2011-08-19 | 2016-02-04 | Isolation region fabrication for replacement gate processing |
US15/626,876 Active USRE48616E1 (en) | 2011-08-19 | 2017-06-19 | Isolation region fabrication for replacement gate processing |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/213,713 Ceased US8546208B2 (en) | 2011-08-19 | 2011-08-19 | Isolation region fabrication for replacement gate processing |
US13/771,275 Ceased US8643109B2 (en) | 2011-08-19 | 2013-02-20 | Isolation region fabrication for replacement gate processing |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/015,546 Active USRE46448E1 (en) | 2011-08-19 | 2016-02-04 | Isolation region fabrication for replacement gate processing |
US15/626,876 Active USRE48616E1 (en) | 2011-08-19 | 2017-06-19 | Isolation region fabrication for replacement gate processing |
Country Status (1)
Country | Link |
---|---|
US (5) | US8546208B2 (en) |
Families Citing this family (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9136131B2 (en) * | 2013-11-04 | 2015-09-15 | Globalfoundries Inc. | Common fill of gate and source and drain contacts |
US20150214331A1 (en) | 2014-01-30 | 2015-07-30 | Globalfoundries Inc. | Replacement metal gate including dielectric gate material |
US9318574B2 (en) | 2014-06-18 | 2016-04-19 | International Business Machines Corporation | Method and structure for enabling high aspect ratio sacrificial gates |
US9373641B2 (en) | 2014-08-19 | 2016-06-21 | International Business Machines Corporation | Methods of forming field effect transistors using a gate cut process following final gate formation |
CN105448917B (en) | 2014-09-01 | 2019-03-29 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and forming method thereof |
US9490176B2 (en) | 2014-10-17 | 2016-11-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and structure for FinFET isolation |
KR102214023B1 (en) | 2014-12-03 | 2021-02-09 | 삼성전자주식회사 | Semiconductor device |
US9431396B2 (en) * | 2015-01-30 | 2016-08-30 | Globalfoundries Inc. | Single diffusion break with improved isolation and process window and reduced cost |
FR3036846B1 (en) | 2015-05-29 | 2018-06-15 | Stmicroelectronics (Crolles 2) Sas | METHOD FOR LOCAL ISOLATION BETWEEN TRANSISTORS MADE ON A SOI SUBSTRATE, ESPECIALLY FDSOI, AND CORRESPONDING INTEGRATED CIRCUIT |
US10008493B2 (en) * | 2015-06-08 | 2018-06-26 | Samsung Electronics Co., Ltd. | Semiconductor device and method of fabricating the same |
KR102399027B1 (en) | 2015-06-24 | 2022-05-16 | 삼성전자주식회사 | Semiconductor device |
US9659786B2 (en) | 2015-07-14 | 2017-05-23 | International Business Machines Corporation | Gate cut with high selectivity to preserve interlevel dielectric layer |
KR20170065271A (en) * | 2015-12-03 | 2017-06-13 | 삼성전자주식회사 | A semiconductor device and methods of manufacturing the same |
KR102564786B1 (en) | 2016-01-13 | 2023-08-09 | 삼성전자주식회사 | Semiconductor devices and method of fabricating the same |
US10734522B2 (en) * | 2016-06-15 | 2020-08-04 | Taiwan Semiconductor Manufacturing Co., Ltd. | Structure and formation method of semiconductor device structure with gate stacks |
US9917103B1 (en) | 2017-01-04 | 2018-03-13 | Globalfoundries Inc. | Diffusion break forming after source/drain forming and related IC structure |
TWI657533B (en) * | 2017-06-16 | 2019-04-21 | 台灣積體電路製造股份有限公司 | Semiconductor device and method for fabricating the same |
US10727108B2 (en) | 2018-10-23 | 2020-07-28 | Globalfoundries Inc. | Dummy gate isolation and method of production thereof |
US11581430B2 (en) * | 2019-08-22 | 2023-02-14 | Globalfoundries U.S. Inc. | Planar transistor device comprising at least one layer of a two-dimensional (2D) material and methods for making such transistor devices |
Citations (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6803278B2 (en) | 2001-03-16 | 2004-10-12 | Micron Technology, Inc. | Method of forming memory cells in an array |
JP2004288685A (en) | 2003-03-19 | 2004-10-14 | Nec Micro Systems Ltd | Method and program for designing layout of semiconductor integrated circuit |
US6812149B1 (en) * | 2003-09-16 | 2004-11-02 | Macronix International Co., Ltd. | Method of forming junction isolation to isolate active elements |
US20050169052A1 (en) | 2002-06-13 | 2005-08-04 | Aplus Flash Technology, Inc. | Novel EEPROM cell structure and array architecture |
US20050239242A1 (en) | 2004-04-23 | 2005-10-27 | International Business Machines Corporation | structure and method of manufacturing a finFet device having stacked fins |
JP2005340461A (en) | 2004-05-26 | 2005-12-08 | Sharp Corp | Semiconductor integrated circuit device |
US7049185B2 (en) | 1999-12-13 | 2006-05-23 | Nec Electronics Corporation | Semiconductor device having dummy gates and its manufacturing method |
US7052937B2 (en) | 1999-07-28 | 2006-05-30 | International Business Machines Corporation | Method and structure for providing improved thermal conduction for silicon semiconductor devices |
US20060125024A1 (en) | 2004-12-09 | 2006-06-15 | Yoshiyuki Ishigaki | Semiconductor device and a method of manufacturing the same |
US20080079088A1 (en) | 2006-09-28 | 2008-04-03 | Chiaki Kudo | Semiconductor device and method for manufacturing the same |
US20080197424A1 (en) | 2007-02-21 | 2008-08-21 | International Business Machines Corporation | Semiconductor structure including gate electrode having laterally variable work function |
US7525173B2 (en) | 2005-07-22 | 2009-04-28 | Samsung Electronics, Ltd | Layout structure of MOS transistors on an active region |
US20090114995A1 (en) | 2007-11-05 | 2009-05-07 | Masamichi Suzuki | Complementary semiconductor device and method of manufacturing the same |
US7569887B2 (en) | 2004-08-17 | 2009-08-04 | Nec Electronics Corporation | C-shaped dummy gate electrode semiconductor device and method of manufacturing the same |
US7671469B2 (en) | 2007-12-31 | 2010-03-02 | Mediatek Inc. | SiGe device with SiGe-embedded dummy pattern for alleviating micro-loading effect |
US20100148248A1 (en) | 2008-12-11 | 2010-06-17 | Elpida Memory, Inc. | Semiconductor device having gate trenches and manufacturing method thereof |
US20100193877A1 (en) | 2006-02-24 | 2010-08-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory Array Structure With Strapping Cells |
US7785946B2 (en) * | 2007-09-25 | 2010-08-31 | Infineon Technologies Ag | Integrated circuits and methods of design and manufacture thereof |
US20110147765A1 (en) | 2009-12-17 | 2011-06-23 | Taiwan Semiconductor Manufatcuring Company, Ltd. | Dummy structure for isolating devices in integrated circuits |
US8502316B2 (en) | 2010-02-11 | 2013-08-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Self-aligned two-step STI formation through dummy poly removal |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100487567B1 (en) * | 2003-07-24 | 2005-05-03 | 삼성전자주식회사 | Method for fabricating a finfet in a semiconductor device |
EP1711966B1 (en) * | 2004-01-22 | 2012-02-22 | International Business Machines Corporation | Vertical fin-fet mos devices |
US7435661B2 (en) * | 2006-01-27 | 2008-10-14 | Atmel Corporation | Polish stop and sealing layer for manufacture of semiconductor devices with deep trench isolation |
JP5005224B2 (en) * | 2006-01-27 | 2012-08-22 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
US7803670B2 (en) * | 2006-07-20 | 2010-09-28 | Freescale Semiconductor, Inc. | Twisted dual-substrate orientation (DSO) substrates |
US7531403B2 (en) * | 2006-10-02 | 2009-05-12 | Advanced Micro Devices, Inc. | SOI semiconductor components and methods for their fabrication |
US7915112B2 (en) * | 2008-09-23 | 2011-03-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Metal gate stress film for mobility enhancement in FinFET device |
US9184100B2 (en) * | 2011-08-10 | 2015-11-10 | United Microelectronics Corp. | Semiconductor device having strained fin structure and method of making the same |
-
2011
- 2011-08-19 US US13/213,713 patent/US8546208B2/en not_active Ceased
-
2013
- 2013-02-20 US US13/771,275 patent/US8643109B2/en not_active Ceased
-
2015
- 2015-10-01 US US14/872,790 patent/USRE46303E1/en active Active
-
2016
- 2016-02-04 US US15/015,546 patent/USRE46448E1/en active Active
-
2017
- 2017-06-19 US US15/626,876 patent/USRE48616E1/en active Active
Patent Citations (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7052937B2 (en) | 1999-07-28 | 2006-05-30 | International Business Machines Corporation | Method and structure for providing improved thermal conduction for silicon semiconductor devices |
US7049185B2 (en) | 1999-12-13 | 2006-05-23 | Nec Electronics Corporation | Semiconductor device having dummy gates and its manufacturing method |
US6803278B2 (en) | 2001-03-16 | 2004-10-12 | Micron Technology, Inc. | Method of forming memory cells in an array |
US20050169052A1 (en) | 2002-06-13 | 2005-08-04 | Aplus Flash Technology, Inc. | Novel EEPROM cell structure and array architecture |
JP2004288685A (en) | 2003-03-19 | 2004-10-14 | Nec Micro Systems Ltd | Method and program for designing layout of semiconductor integrated circuit |
US6812149B1 (en) * | 2003-09-16 | 2004-11-02 | Macronix International Co., Ltd. | Method of forming junction isolation to isolate active elements |
US20050239242A1 (en) | 2004-04-23 | 2005-10-27 | International Business Machines Corporation | structure and method of manufacturing a finFet device having stacked fins |
JP2005340461A (en) | 2004-05-26 | 2005-12-08 | Sharp Corp | Semiconductor integrated circuit device |
US7569887B2 (en) | 2004-08-17 | 2009-08-04 | Nec Electronics Corporation | C-shaped dummy gate electrode semiconductor device and method of manufacturing the same |
US20060125024A1 (en) | 2004-12-09 | 2006-06-15 | Yoshiyuki Ishigaki | Semiconductor device and a method of manufacturing the same |
US7525173B2 (en) | 2005-07-22 | 2009-04-28 | Samsung Electronics, Ltd | Layout structure of MOS transistors on an active region |
US20100193877A1 (en) | 2006-02-24 | 2010-08-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory Array Structure With Strapping Cells |
US20080079088A1 (en) | 2006-09-28 | 2008-04-03 | Chiaki Kudo | Semiconductor device and method for manufacturing the same |
US20080197424A1 (en) | 2007-02-21 | 2008-08-21 | International Business Machines Corporation | Semiconductor structure including gate electrode having laterally variable work function |
US7785946B2 (en) * | 2007-09-25 | 2010-08-31 | Infineon Technologies Ag | Integrated circuits and methods of design and manufacture thereof |
US20090114995A1 (en) | 2007-11-05 | 2009-05-07 | Masamichi Suzuki | Complementary semiconductor device and method of manufacturing the same |
US7671469B2 (en) | 2007-12-31 | 2010-03-02 | Mediatek Inc. | SiGe device with SiGe-embedded dummy pattern for alleviating micro-loading effect |
US20100148248A1 (en) | 2008-12-11 | 2010-06-17 | Elpida Memory, Inc. | Semiconductor device having gate trenches and manufacturing method thereof |
US20110147765A1 (en) | 2009-12-17 | 2011-06-23 | Taiwan Semiconductor Manufatcuring Company, Ltd. | Dummy structure for isolating devices in integrated circuits |
US8502316B2 (en) | 2010-02-11 | 2013-08-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Self-aligned two-step STI formation through dummy poly removal |
Also Published As
Publication number | Publication date |
---|---|
USRE48616E1 (en) | 2021-06-29 |
US20130161747A1 (en) | 2013-06-27 |
US8643109B2 (en) | 2014-02-04 |
US20130043535A1 (en) | 2013-02-21 |
USRE46448E1 (en) | 2017-06-20 |
US8546208B2 (en) | 2013-10-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
USRE48616E1 (en) | Isolation region fabrication for replacement gate processing | |
US9865592B2 (en) | Method for FinFET integrated with capacitor | |
US9196540B2 (en) | FinFET structure with novel edge fins | |
KR101438291B1 (en) | Finfet with dummy gate on non-recessed shallow trench isolation(sti) | |
US8741701B2 (en) | Fin structure formation including partial spacer removal | |
US20150041869A1 (en) | Methods of forming a semiconductor device with a protected gate cap layer and the resulting device | |
US20090179266A1 (en) | Device structures for a metal-oxide-semiconductor field effect transistor and methods of fabricating such device structures | |
US8871582B2 (en) | Methods of forming a semiconductor device with a protected gate cap layer and the resulting device | |
US20180033863A1 (en) | Methods of forming an air-gap spacer on a semiconductor device and the resulting device | |
US9590059B2 (en) | Interdigitated capacitor to integrate with flash memory | |
US9972495B1 (en) | Low-K dielectric spacer for a gate cut | |
US9698061B2 (en) | Polysilicon resistor formation in silicon-on-insulator replacement metal gate finFET processes | |
US20210296185A1 (en) | Semiconductor device and manufacturing method thereof | |
US10084053B1 (en) | Gate cuts after metal gate formation | |
US9728456B2 (en) | Interconnect structure including middle of line (MOL) metal layer local interconnect on etch stop layer | |
JP5370161B2 (en) | Formation of trenches in semiconductor materials | |
US10312150B1 (en) | Protected trench isolation for fin-type field-effect transistors | |
US11527409B2 (en) | Contact slots forming method applying photoresists |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
AS | Assignment |
Owner name: INTELLECTUAL KEYSTONE TECHNOLOGY LLC, DELAWARE Free format text: LICENSE;ASSIGNOR:SAMSUNG ELECTRONICS CO., LTD.;REEL/FRAME:064444/0863 Effective date: 20230621 |