US20160329292A1 - Semiconductor Package Configured for Connection to a Board - Google Patents

Semiconductor Package Configured for Connection to a Board Download PDF

Info

Publication number
US20160329292A1
US20160329292A1 US15/150,515 US201615150515A US2016329292A1 US 20160329292 A1 US20160329292 A1 US 20160329292A1 US 201615150515 A US201615150515 A US 201615150515A US 2016329292 A1 US2016329292 A1 US 2016329292A1
Authority
US
United States
Prior art keywords
solder balls
specific
semiconductor package
solder
specific solder
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US15/150,515
Inventor
Carlo Marbella
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies AG
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies AG filed Critical Infineon Technologies AG
Priority to US15/150,515 priority Critical patent/US20160329292A1/en
Assigned to INFINEON TECHNOLOGIES AG reassignment INFINEON TECHNOLOGIES AG ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MARBELLA, CARLO
Publication of US20160329292A1 publication Critical patent/US20160329292A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/17Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/11Manufacturing methods
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/11Printed elements for providing electric connections to or between printed circuits
    • H05K1/111Pads for surface mounting, e.g. lay-out
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • H05K3/3431Leadless components
    • H05K3/3436Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/1012Auxiliary members for bump connectors, e.g. spacers
    • H01L2224/10122Auxiliary members for bump connectors, e.g. spacers being formed on the semiconductor or solid-state body to be connected
    • H01L2224/10125Reinforcing structures
    • H01L2224/10126Bump collar
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/1301Shape
    • H01L2224/13012Shape in top view
    • H01L2224/13014Shape in top view being circular or elliptic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/1301Shape
    • H01L2224/13016Shape in side view
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13105Gallium [Ga] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13109Indium [In] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13111Tin [Sn] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13116Lead [Pb] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/13118Zinc [Zn] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/1312Antimony [Sb] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13139Silver [Ag] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13155Nickel [Ni] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13157Cobalt [Co] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/1316Iron [Fe] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/13171Chromium [Cr] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H01L2224/141Disposition
    • H01L2224/1412Layout
    • H01L2224/1413Square or rectangular array
    • H01L2224/14131Square or rectangular array being uniform, i.e. having a uniform pitch across the array
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H01L2224/141Disposition
    • H01L2224/1412Layout
    • H01L2224/1413Square or rectangular array
    • H01L2224/14134Square or rectangular array covering only portions of the surface to be connected
    • H01L2224/14135Covering only the peripheral area of the surface to be connected, i.e. peripheral arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H01L2224/141Disposition
    • H01L2224/1412Layout
    • H01L2224/1413Square or rectangular array
    • H01L2224/14134Square or rectangular array covering only portions of the surface to be connected
    • H01L2224/14136Covering only the central area of the surface to be connected, i.e. central arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H01L2224/141Disposition
    • H01L2224/1412Layout
    • H01L2224/14179Corner adaptations, i.e. disposition of the bump connectors at the corners of the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H01L2224/1451Function
    • H01L2224/14515Bump connectors having different functions
    • H01L2224/14517Bump connectors having different functions including bump connectors providing primarily mechanical bonding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16104Disposition relative to the bonding area, e.g. bond pad
    • H01L2224/16106Disposition relative to the bonding area, e.g. bond pad the bump connector connecting one bonding area to at least two respective bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/17Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H01L2224/1705Shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/17Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H01L2224/1705Shape
    • H01L2224/17051Bump connectors having different shapes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/17Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H01L2224/171Disposition
    • H01L2224/17104Disposition relative to the bonding areas, e.g. bond pads
    • H01L2224/17106Disposition relative to the bonding areas, e.g. bond pads the bump connectors being bonded to at least one common bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818Bonding techniques
    • H01L2224/81801Soldering or alloying
    • H01L2224/81815Reflow soldering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01008Oxygen [O]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01032Germanium [Ge]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/20Parameters
    • H01L2924/201Temperature ranges
    • H01L2924/20107Temperature range 250 C=<T<300 C, 523.15K =<T< 573.15K
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/20Parameters
    • H01L2924/201Temperature ranges
    • H01L2924/20108Temperature range 300 C=<T<350 C, 573.15K =<T< 623.15K
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621Components characterised by their electrical contacts
    • H05K2201/10734Ball grid array [BGA]; Bump grid array
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Definitions

  • the present invention relates to a method of connecting a semiconductor package to a board and to a semiconductor package.
  • the fabrication of semiconductor devices begins normally with the patterning of various features on and into semiconductor wafers. Afterwards the processed semiconductor wafers are singulated into semiconductor dies. In order to facilitate the attachment of these semiconductor dies to boards like printed circuit boards (PCB) and to protect the semiconductor dies, the semiconductor dies are typically assembled into packages before connecting them to a PCB.
  • PCB printed circuit boards
  • the semiconductor dies are typically assembled into packages before connecting them to a PCB.
  • BGA ball grid array
  • a BGA package connects to a PCB through an array of solder balls, which take the place of the pins of the solder pin-grid array packages.
  • TCOB Temp-cycle-on-Board
  • FIGS. 1 a - c show schematic cross-sectional side view representations for illustrating a method of connecting a semiconductor package to a board according to an example, wherein the depicted section of the semiconductor package comprises two solder balls and the depicted section of the board comprises one contact region.
  • FIGS. 2 a - c show schematic cross-sectional side view representations for illustrating a method of connecting a semiconductor package to a board according to an example, wherein the depicted section of the semiconductor package comprises three solder balls and the depicted section of the board comprises two contact regions.
  • FIGS. 3 a - c show schematic cross-sectional side view representations for illustrating a method of connecting a semiconductor package to a board according to an example, wherein the depicted section of the semiconductor package comprises two solder balls and the depicted section of the board comprises one contact region and each one of the solder balls are applied to a contact pad and uncured polymer material is applied to the solder balls.
  • FIGS. 4 a - e show in the left column schematic down view representations of different examples of semiconductor packages and in the right column the corresponding top view representations of different examples of printed circuit boards with their respective configurations of contact regions.
  • the examples of a method of connecting a semiconductor package to a board and of a semiconductor package may use various types of semiconductor chips incorporated in the semiconductor package.
  • the examples may use logic chips like, for example, micro-controller or micro-processor chips as well as memory chips or chips incorporating particular devices like transistors or diodes.
  • the semiconductor package may also comprise an encapsulant or encapsulating material having the semiconductor chip embedded therein.
  • the encapsulating material can be any electrically insulating material like, for example, any kind of molding material, resin material, epoxy material, polymer material, polyimide material, thermoplast material, silicone material, ceramic material, and glass material.
  • the examples of a semiconductor package may include a ball grid array on a main face of the semiconductor package.
  • the ball grid array may comprise solder balls of any desired and appropriate material composition.
  • the solder balls may have a reflow temperature below 300° C., more specifically below 260° C.
  • Solder ball compositions may include Sn—Ph solder and lead-free solders such as alloys of Sn with one or more of Ag, Cu, Sb, In, Zn, Ni, Cr, Co, Fe, O, Ge, and Ga.
  • FIGS. 1 a - c show schematic cross-sectional side view representations for illustrating a method of connecting a semiconductor package to a board according to an example.
  • the figures show a section of a semiconductor package 10 comprising a package substrate 11 , a solder resist layer 12 , and solder balls 13 attached to the package substrate 11 within openings of the solder resist layer 12 .
  • a section of a printed circuit board. (PCB) 20 comprising a contact region. 21 composed of a pad 21 . 1 and a solder paste 21 . 2 applied onto the pad 21 .
  • PCB printed circuit board
  • FIG. 1 a shows a first stage of the method in which the semiconductor package 10 is brought in a position above the printed circuit board 20 so that the solder balls 13 are located above the contact region 21 .
  • the arrows indicate that the semiconductor package 10 is moved downwards so that the solder balls 13 come into mechanical contact with the upper surface of the contact region 21 , in particular the upper surface of the solder paste 21 . 2 .
  • FIG. 1 b shows a second stage of the method in which the solder balls 13 were brought into contact with the contact region 21 , i.e. with the upper surface of the solder paste 21 . 2 and thereafter a temperature is set such that a reflow process is initiated.
  • the reflow temperature can be in a range between room temperature and 300° C., more specifically between room temperature and 260° C.
  • the reflow process involves a flow of material between the solder balls 13 and between each one of the solder balls 13 and the solder paste 21 . 2 as it is indicated by the various arrows in FIG. 1 b.
  • FIG. 1 c shows that, as a result of the reflow process, a large joint area 25 (“joint-solder-joint”) is generated between the package substrate 11 and the pad 21 . 1 .
  • joint-solder-joint a large joint area 25
  • the joint area 25 comprises a larger planar area solder joint, at both package-side and board-side than a standard individual joint.
  • the solder joint is normally limited by the amount of stress or strain that can be withstood by the solder size.
  • the stress or strain can be significantly reduced.
  • the method may use a standard package-to-PCB placement and reflow process without any additional process step. Also the ball coplanarity can be maintained on the package level which means that there will be no effect to packages solder balls contact to the pads 21 . 1 of the PCB 20 including the solder paste 21 . 2 .
  • the process can be carried out on a standard PCB 20 wherein the semiconductor package 10 may have either a solder resist opening which is solder mask defined (SMD) or a solder resist opening which is non-solder mask defined (NSMD).
  • SMD solder mask defined
  • NMD non-solder mask defined
  • the semiconductor package 10 comprises a plurality of contact areas and the area, in which the solder balls 13 are applied to the semiconductor package 10 , is selected as a specific contact area out of the plurality of contact areas.
  • the solder balls 13 as shown in FIGS. 1 a - c can also be called “specific solder balls” as they are applied to the specific contact area. It is also possible to apply not only two but also more than two specific solder balls to the specific contact area. It is furthermore possible to select not only one specific contact area out of the plurality of contact areas but two or more specific contact areas out of the plurality of contact areas.
  • each one of the four specific contact areas can be selected out of the plurality of contact areas, wherein each one of the four specific contact areas is located adjacent to one of the four corners of the main face or adjacent to one of the centers of the four side edges of the main face. Examples thereof will be shown below.
  • a minimum distance between the specific solder balls is set such that it is less than a minimum distance between all other solder balls.
  • a minimum distance between the specific solder balls can be set such that in a reflow process with an underlying solder paste of a contact region of a board the solder balls will be merged into each other.
  • the semiconductor package 10 comprises a main face, the contact areas being disposed at the main face, and a solder resist layer 12 is applied to the main face, wherein openings are formed in the solder resist layer 12 above the contact areas wherein a number of openings is formed in the solder resist layer 12 above the specific contact area, the number of openings corresponding to the number of specific solder balls to be applied thereafter.
  • the contact regions 21 of the board 20 can be formed as homogenous and contiguous regions.
  • the contact regions 21 may also comprise a pad 21 . 1 and a solder paste 21 . 2 applied onto the pad. It is also possible that the contact regions 21 are only made up of a flat region of solder paste applied onto the upper surface of the PCB 20 .
  • the specific solder balls are first contacted with the contact region and then heating to a reflow temperature is carried out.
  • the reflow temperature can be in a range from room temperature to 300° C. depending on the material of the solder balls.
  • uncured polymer material can be applied to the solder balls.
  • the polymer material can be applied in the form of a polymer collar onto the solder balls.
  • the polymer material may fulfill the function of an enforcement flux on the solder balls which strengthens the package-side of the joint resulting in an even more robust solder-joint.
  • the material of the specific solder balls can be equal to the material of all the other (non-specific) solder balls. It is, however, also possible to select another material of the specific solder balls as compared to the non-specific solder balls.
  • the specific solder balls have no electrical functionality in a sense that they are not connected with the electrical circuitry of the semiconductor chip embedded within the semiconductor package 10 . Accordingly, the only purpose of the specific solder balls is to improve the overall mechanical. properties of the solder joint connection between the semi conductor package 10 and the PCB 20 . Accordingly, it is possible that in the specific contact area there are no electrical contact pads on the main face of the semiconductor package or there are only dummy pads applied on the main face of the semiconductor package, the dummy pads not being electrically connected with the semiconductor chip and the specific solder balls being connected with the dummy pads.
  • the specific solder balls do have electrical functionality, which means that they are electrically connected with the semiconductor chip, i.e. the specific solder balls are connected with electrical contact pads disposed within the specific contact area wherein the electrical contact pads are electrically connected with the semiconductor chip. It is also possible that some ones of the specific solder balls have electrical functionality and some other ones of the specific solder balls have no electrical functionality.
  • two, three or four specific solder balls can be applied to the specific contact area.
  • they can be arranged in a regular manner.
  • they can be arranged on the corners of a triangle and in the case of four specific solder balls they can be arranged on the corners of a square. Examples thereof will be shown below.
  • one or more of the size and diameter of the specific solder balls can be the same as the size or diameter of the other, non-specific solder balls. It is, however, also possible that one or more of the size and diameter of the specific solder balls can be different from the size and diameter of the other, non-specific solder balls. In particular, one or more of the size and diameter of the specific solder balls can be smaller or larger than the size or diameter of the other, non-specific solder balls.
  • a ratio of minimum center-to-center distance between two specific solder balls to diameter of the solder balls is less than 2.5, more specifically less than 2.0, more specifically less than 1.5.
  • FIGS. 2 a - c show schematic cross-sectional side view representations for illustrating a method of connecting a semiconductor package to a board according to an example.
  • a larger section of the semiconductor package 10 and of the printed circuit board 20 is shown, wherein on the right-hand side a further contact area of the semiconductor package 10 is shown comprising a further non-specific solder ball 23 .
  • All other details of FIGS. 2 a - c are similar to those of FIGS. 1 a - c and thus carry the same reference numbers.
  • FIGS. 2 a - c essentially show that the specific solder bails 13 have a minimum center-to-center distance (pitch A) which is smaller than a nearest center-to-center distance (pitch B) between one of the specific solder balls 13 to a non-specific solder ball 23 or also between any other two of the non-specific solder balls.
  • FIGS. 2 a - c also show that the specific solder balls 1 . 3 are applied to a contact region 21 which comprises a solder paste 21 . 2 having a volume A, and the non-specific solder ball 23 is applied to another contact region 31 comprising a pad 31 . 1 and a solder paste 31 . 2 having a volume B wherein A is greater than B.
  • FIGS. 3 a - c show schematic cross-sectional side view representations for illustrating a method of connecting a semiconductor package to a board according to an example.
  • the example of FIGS. 3 a - c is similar to the one of FIGS. 1 a - c and differs only in that uncured polymer material 35 is applied to the specific solder halls 13 .
  • the polymer material 35 is applied in the form of a polymer collar to the solder balls 13 .
  • the solder balls 13 are, in this case, applied to contact pads 14 disposed on the main face of the semiconductor package 10 .
  • the contact pads 14 can be dummy pads which means that there is no electrical connection between the dummy pads 14 and the semiconductor chip embedded in the semiconductor package 10 .
  • the pads 14 can also be connected with the semiconductor chip which means that the pads 14 are electrically connected with each other.
  • the polymer material 35 can also be applied in-between the solder balls 13 so that it replaces the solder resist layer which is applied between the solder balls 13 in the examples of FIGS. 1 a - c and FIGS. 2 a - c.
  • the material 35 fulfills the function of an enforcement flux.
  • the purpose of the enforcement flux at the package solder balls is to distribute the solder joint stress, resulting to longer life of the package side-joint.
  • Enforcement flux could also be used on large solder balls on tight pitch and in the case of non-solder masked defined solder resist openings.
  • the solder balls 13 may have a diameter of 500 ⁇ m, wherein the center-to-center distance between the solder halls 13 can be about 800 ⁇ m, so that the ratio of minimum distance to diameter is less than 2.
  • FIGS. 4 a - e show different examples of semiconductor packages (left column) and corresponding PCB pad design configurations (right column).
  • the shaded areas designate specific solder balls and in the PCB designs the shaded areas designate contact regions intended to be connected with the specific solder balls of the semiconductor packages.
  • the semiconductor packages are shown to have a quadratic shape.
  • FIG. 4 a shows a semiconductor package comprising four groups of specific solder balls, each one of the four groups being disposed in or adjacent to one of the four corners of the quadratic layout.
  • Each group consists of two specific solder balls which are aligned in a vertical direction.
  • the center-to-center distance (pitch A) between the two specific solder balls of each group is less than the minimum center-to-center distance (pitch B) between other, non-specific solder balls of the ball grid array.
  • FIG. 4 b shows a semiconductor package being similar to the semiconductor package of FIG. 4 a , wherein each group of specific solder balls contains four specific solder balls arranged in a square form.
  • FIG. 4 c shows a semiconductor package comprising only one specific contact area disposed in the center of the package and containing four specific solder balls arranged in a square form.
  • FIG. 4 d shows a semiconductor package comprising again four groups of specific solder balls, each one of the groups containing two specific solder balls wherein the groups of solder balls are disposed in or adjacent to the centers of the four side edges of the quadratic semiconductor package.
  • FIG. 4 e shows a semiconductor package comprising four groups of specific solder balls, each one of the groups of specific solder balls containing two specific solder balls wherein each one of the groups is disposed in or adjacent to the four corners of the quadratic semiconductor package.
  • the specific solder balls in each group are aligned in such a way that a line connecting the centers of the specific solder balls essentially points to the center of the quadratic semiconductor package.

Abstract

A semiconductor package includes a plurality of contact areas having a specific contact area and a plurality of solder balls applied to the contact areas. Two or more specific solder balls are applied to the specific contact area, and a minimum distance between the two specific solder balls is set such that the two or more specific solder balls merge into one another when connecting them to a substrate in a reflow process.

Description

    TECHNICAL FIELD
  • The present invention relates to a method of connecting a semiconductor package to a board and to a semiconductor package.
  • BACKGROUND
  • The fabrication of semiconductor devices begins normally with the patterning of various features on and into semiconductor wafers. Afterwards the processed semiconductor wafers are singulated into semiconductor dies. In order to facilitate the attachment of these semiconductor dies to boards like printed circuit boards (PCB) and to protect the semiconductor dies, the semiconductor dies are typically assembled into packages before connecting them to a PCB. Up to now different types of semiconductor packages have been developed, one of which is the ball grid array (BGA) package. A BGA package connects to a PCB through an array of solder balls, which take the place of the pins of the solder pin-grid array packages.
  • Semiconductor packages often undergo reliability stress tests in which, for example, PCB-mounted BGA packages are typically subjected to temperature cycle testing, in particular the so-called Temp-cycle-on-Board (TCOB). These tests provide an indication on how the semiconductor device will perform in the field. Special semiconductor packages, in particular in automotive applications, are facing continuously increasing TCOB requirements. One important point of failure for BGA packages in TCOB testing is the solder ball connections. For improving the reliability of package to board connections, it is therefore important to improve the condition and reliability of solder ball connections.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The accompanying drawings are included to provide a further understanding of embodiments and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments and together with the description serve to explain principles of embodiments. Other embodiments and many of the intended advantages of embodiments will be readily appreciated as they become better understood by reference to the following detailed description. The elements of the drawings are not necessarily to scale relative to each other. Like reference numerals designate corresponding similar parts.
  • FIGS. 1a-c show schematic cross-sectional side view representations for illustrating a method of connecting a semiconductor package to a board according to an example, wherein the depicted section of the semiconductor package comprises two solder balls and the depicted section of the board comprises one contact region.
  • FIGS. 2a-c show schematic cross-sectional side view representations for illustrating a method of connecting a semiconductor package to a board according to an example, wherein the depicted section of the semiconductor package comprises three solder balls and the depicted section of the board comprises two contact regions.
  • FIGS. 3a-c show schematic cross-sectional side view representations for illustrating a method of connecting a semiconductor package to a board according to an example, wherein the depicted section of the semiconductor package comprises two solder balls and the depicted section of the board comprises one contact region and each one of the solder balls are applied to a contact pad and uncured polymer material is applied to the solder balls.
  • FIGS. 4a-e show in the left column schematic down view representations of different examples of semiconductor packages and in the right column the corresponding top view representations of different examples of printed circuit boards with their respective configurations of contact regions.
  • DETAILED DESCRIPTION
  • The aspects and embodiments are now described with reference to the drawings, wherein like reference numerals are generally utilized to refer to like elements throughout. In the following description, for purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of one or more aspects of the embodiments. It may be evident, however, to one skilled in the art that one or more aspects of the embodiments may be practiced with a lesser degree of the specific details. In other instances, known structures and elements are shown in schematic form in order to facilitate describing one or more aspects of the embodiments. It is to be understood that other embodiments may be utilized and structural or logical changes may be made without departing from the scope of the present invention. It should be noted further that the drawings are not to scale or not necessarily to scale.
  • In the following detailed description, reference is made to the accompanying drawings, which form a part hereof, and in which is shown by way of illustration specific aspects in which the invention may be practiced. In this regard, directional terminology, such as “top,” “bottom,” “front,” “back,” etc., may be used with reference to the orientation of the figures being described. Since components of described devices may be positioned in a number of different orientations, the directional terminology may be used for purposes of illustration and is in no way limiting. It is understood that other aspects may be utilized and structural or logical changes may be made without departing from the scope of the present invention. The following detailed description, therefore, is not to be taken in a limiting sense, and the scope of the present invention is defined by the appended claims.
  • In addition, while a particular feature or aspect of an embodiment may be disclosed with respect to only one of several implementations, such feature or aspect may be combined with one or more other features or aspects of the other implementations as may be desired and advantageous for any given or particular application. Furthermore, to the extent that the terms “include”, “have”, “with” or other variants thereof are used in either the detailed description or the claims, such terms are intended to be inclusive in a manner similar to the term “comprise”. The terms “coupled” and “connected”, along with derivatives may be used. It should be understood that these terms may be used to indicate that two elements co-operate or interact with each other regardless whether they are in direct physical or electrical contact, or they are not in direct contact with each other. Also, the term “exemplary” is merely meant as an example, rather than the best or optimal. The following detailed description, therefore, is not to be taken in a limiting sense, and the scope of the present invention is defined by the appended claims.
  • The examples of a method of connecting a semiconductor package to a board and of a semiconductor package may use various types of semiconductor chips incorporated in the semiconductor package. The examples may use logic chips like, for example, micro-controller or micro-processor chips as well as memory chips or chips incorporating particular devices like transistors or diodes. The semiconductor package may also comprise an encapsulant or encapsulating material having the semiconductor chip embedded therein. The encapsulating material can be any electrically insulating material like, for example, any kind of molding material, resin material, epoxy material, polymer material, polyimide material, thermoplast material, silicone material, ceramic material, and glass material.
  • The examples of a semiconductor package may include a ball grid array on a main face of the semiconductor package. The ball grid array may comprise solder balls of any desired and appropriate material composition. The solder balls may have a reflow temperature below 300° C., more specifically below 260° C. Solder ball compositions may include Sn—Ph solder and lead-free solders such as alloys of Sn with one or more of Ag, Cu, Sb, In, Zn, Ni, Cr, Co, Fe, O, Ge, and Ga.
  • FIGS. 1a-c show schematic cross-sectional side view representations for illustrating a method of connecting a semiconductor package to a board according to an example. The figures show a section of a semiconductor package 10 comprising a package substrate 11, a solder resist layer 12, and solder balls 13 attached to the package substrate 11 within openings of the solder resist layer 12. Also shown is a section of a printed circuit board. (PCB) 20 comprising a contact region. 21 composed of a pad 21.1 and a solder paste 21.2 applied onto the pad 21.
  • FIG. 1a shows a first stage of the method in which the semiconductor package 10 is brought in a position above the printed circuit board 20 so that the solder balls 13 are located above the contact region 21. The arrows indicate that the semiconductor package 10 is moved downwards so that the solder balls 13 come into mechanical contact with the upper surface of the contact region 21, in particular the upper surface of the solder paste 21.2.
  • FIG. 1b shows a second stage of the method in which the solder balls 13 were brought into contact with the contact region 21, i.e. with the upper surface of the solder paste 21.2 and thereafter a temperature is set such that a reflow process is initiated. Depending on the material of the solder balls 13 and the solder paste 21.2, the reflow temperature can be in a range between room temperature and 300° C., more specifically between room temperature and 260° C. The reflow process involves a flow of material between the solder balls 13 and between each one of the solder balls 13 and the solder paste 21.2 as it is indicated by the various arrows in FIG. 1 b.
  • FIG. 1c shows that, as a result of the reflow process, a large joint area 25 (“joint-solder-joint”) is generated between the package substrate 11 and the pad 21.1. With this method a wider solder joint can be created than obtainable with standard individual joints. The wider solder joint would result to longer TCOB life because the TCOB induced solder micro-cracks within the joint-solder-joint have longer path to traverse to effect a complete crack failure. The joint area 25 comprises a larger planar area solder joint, at both package-side and board-side than a standard individual joint. The solder joint is normally limited by the amount of stress or strain that can be withstood by the solder size. Since the size of the joint area 25 is about twice as large than the size of a standard individual solder joint, the stress or strain can be significantly reduced. The method may use a standard package-to-PCB placement and reflow process without any additional process step. Also the ball coplanarity can be maintained on the package level which means that there will be no effect to packages solder balls contact to the pads 21.1 of the PCB 20 including the solder paste 21.2. The process can be carried out on a standard PCB 20 wherein the semiconductor package 10 may have either a solder resist opening which is solder mask defined (SMD) or a solder resist opening which is non-solder mask defined (NSMD).
  • According to an example of the method of FIG. 1, the semiconductor package 10 comprises a plurality of contact areas and the area, in which the solder balls 13 are applied to the semiconductor package 10, is selected as a specific contact area out of the plurality of contact areas. The solder balls 13 as shown in FIGS. 1a-c can also be called “specific solder balls” as they are applied to the specific contact area. It is also possible to apply not only two but also more than two specific solder balls to the specific contact area. It is furthermore possible to select not only one specific contact area out of the plurality of contact areas but two or more specific contact areas out of the plurality of contact areas. In particular in the case of a semiconductor package comprising a rectangular or quadratic main face, four specific contact areas can be selected out of the plurality of contact areas, wherein each one of the four specific contact areas is located adjacent to one of the four corners of the main face or adjacent to one of the centers of the four side edges of the main face. Examples thereof will be shown below.
  • According to an example of the method of FIG. 1 a minimum distance between the specific solder balls is set such that it is less than a minimum distance between all other solder balls. In particular, a minimum distance between the specific solder balls can be set such that in a reflow process with an underlying solder paste of a contact region of a board the solder balls will be merged into each other.
  • According, to an example of the method of FIG. 1, the semiconductor package 10 comprises a main face, the contact areas being disposed at the main face, and a solder resist layer 12 is applied to the main face, wherein openings are formed in the solder resist layer 12 above the contact areas wherein a number of openings is formed in the solder resist layer 12 above the specific contact area, the number of openings corresponding to the number of specific solder balls to be applied thereafter.
  • According to an example of the method of FIG. 1, the contact regions 21 of the board 20 can be formed as homogenous and contiguous regions. The contact regions 21 may also comprise a pad 21.1 and a solder paste 21.2 applied onto the pad. It is also possible that the contact regions 21 are only made up of a flat region of solder paste applied onto the upper surface of the PCB 20.
  • According to an example of the method of FIG. 1, the specific solder balls are first contacted with the contact region and then heating to a reflow temperature is carried out. The reflow temperature can be in a range from room temperature to 300° C. depending on the material of the solder balls. Furthermore, before heating uncured polymer material can be applied to the solder balls. The polymer material can be applied in the form of a polymer collar onto the solder balls. The polymer material may fulfill the function of an enforcement flux on the solder balls which strengthens the package-side of the joint resulting in an even more robust solder-joint.
  • According to an example of the method of FIG. 1, the material of the specific solder balls can be equal to the material of all the other (non-specific) solder balls. It is, however, also possible to select another material of the specific solder balls as compared to the non-specific solder balls.
  • According to an example of the method of FIG. 1, the specific solder balls have no electrical functionality in a sense that they are not connected with the electrical circuitry of the semiconductor chip embedded within the semiconductor package 10. Accordingly, the only purpose of the specific solder balls is to improve the overall mechanical. properties of the solder joint connection between the semi conductor package 10 and the PCB 20. Accordingly, it is possible that in the specific contact area there are no electrical contact pads on the main face of the semiconductor package or there are only dummy pads applied on the main face of the semiconductor package, the dummy pads not being electrically connected with the semiconductor chip and the specific solder balls being connected with the dummy pads.
  • According to another example of the method of FIG. 1, the specific solder balls do have electrical functionality, which means that they are electrically connected with the semiconductor chip, i.e. the specific solder balls are connected with electrical contact pads disposed within the specific contact area wherein the electrical contact pads are electrically connected with the semiconductor chip. It is also possible that some ones of the specific solder balls have electrical functionality and some other ones of the specific solder balls have no electrical functionality.
  • According to an example of the method of FIG. 1, two, three or four specific solder balls can be applied to the specific contact area. In the case of, for example, three or four specific solder balls, they can be arranged in a regular manner. In the case of three specific solder balls they can be arranged on the corners of a triangle and in the case of four specific solder balls they can be arranged on the corners of a square. Examples thereof will be shown below.
  • According to an example of the method of FIG. 1, one or more of the size and diameter of the specific solder balls can be the same as the size or diameter of the other, non-specific solder balls. It is, however, also possible that one or more of the size and diameter of the specific solder balls can be different from the size and diameter of the other, non-specific solder balls. In particular, one or more of the size and diameter of the specific solder balls can be smaller or larger than the size or diameter of the other, non-specific solder balls.
  • According to an example of the method of FIG. 1, a ratio of minimum center-to-center distance between two specific solder balls to diameter of the solder balls is less than 2.5, more specifically less than 2.0, more specifically less than 1.5.
  • FIGS. 2a-c show schematic cross-sectional side view representations for illustrating a method of connecting a semiconductor package to a board according to an example. As compared with FIGS. 1a-c , a larger section of the semiconductor package 10 and of the printed circuit board 20 is shown, wherein on the right-hand side a further contact area of the semiconductor package 10 is shown comprising a further non-specific solder ball 23. All other details of FIGS. 2a-c are similar to those of FIGS. 1a-c and thus carry the same reference numbers. FIGS. 2a-c essentially show that the specific solder bails 13 have a minimum center-to-center distance (pitch A) which is smaller than a nearest center-to-center distance (pitch B) between one of the specific solder balls 13 to a non-specific solder ball 23 or also between any other two of the non-specific solder balls. FIGS. 2a-c also show that the specific solder balls 1.3 are applied to a contact region 21 which comprises a solder paste 21.2 having a volume A, and the non-specific solder ball 23 is applied to another contact region 31 comprising a pad 31.1 and a solder paste 31.2 having a volume B wherein A is greater than B. The dashed line in FIG. 2a indicates the coplanarity of lowermost surfaces of the specific solder balls 13 and the non-specific solder ball 23. As a result a large joint area 25 is generated between the left-sided specific contact area and the PCB 20 and a normal-size joint area 26 is generated between the right-side non-specific contact area and the PCB
  • FIGS. 3a-c show schematic cross-sectional side view representations for illustrating a method of connecting a semiconductor package to a board according to an example. The example of FIGS. 3a-c is similar to the one of FIGS. 1a-c and differs only in that uncured polymer material 35 is applied to the specific solder halls 13. The polymer material 35 is applied in the form of a polymer collar to the solder balls 13. The solder balls 13 are, in this case, applied to contact pads 14 disposed on the main face of the semiconductor package 10. The contact pads 14 can be dummy pads which means that there is no electrical connection between the dummy pads 14 and the semiconductor chip embedded in the semiconductor package 10. Alternatively the pads 14 can also be connected with the semiconductor chip which means that the pads 14 are electrically connected with each other. The polymer material 35 can also be applied in-between the solder balls 13 so that it replaces the solder resist layer which is applied between the solder balls 13 in the examples of FIGS. 1a-c and FIGS. 2a -c.
  • The material 35 fulfills the function of an enforcement flux. The purpose of the enforcement flux at the package solder balls is to distribute the solder joint stress, resulting to longer life of the package side-joint. Enforcement flux could also be used on large solder balls on tight pitch and in the case of non-solder masked defined solder resist openings. The solder balls 13 may have a diameter of 500 μm, wherein the center-to-center distance between the solder halls 13 can be about 800 μm, so that the ratio of minimum distance to diameter is less than 2.
  • The combination of enforcement flux in the form of the polymer material 35 on the package-side of the joint and the wide joint area creates a high robust joint for high TCOB cycling life.
  • FIGS. 4a-e show different examples of semiconductor packages (left column) and corresponding PCB pad design configurations (right column). In the semiconductor packages the shaded areas designate specific solder balls and in the PCB designs the shaded areas designate contact regions intended to be connected with the specific solder balls of the semiconductor packages. The semiconductor packages are shown to have a quadratic shape.
  • FIG. 4a shows a semiconductor package comprising four groups of specific solder balls, each one of the four groups being disposed in or adjacent to one of the four corners of the quadratic layout. Each group consists of two specific solder balls which are aligned in a vertical direction. There are also shown arrows drawn between specific solder balls indicating pitch A wherein arrows drawn between non-specific solder balls indicate pitch B. The center-to-center distance (pitch A) between the two specific solder balls of each group is less than the minimum center-to-center distance (pitch B) between other, non-specific solder balls of the ball grid array.
  • FIG. 4b shows a semiconductor package being similar to the semiconductor package of FIG. 4a , wherein each group of specific solder balls contains four specific solder balls arranged in a square form.
  • FIG. 4c shows a semiconductor package comprising only one specific contact area disposed in the center of the package and containing four specific solder balls arranged in a square form.
  • FIG. 4d shows a semiconductor package comprising again four groups of specific solder balls, each one of the groups containing two specific solder balls wherein the groups of solder balls are disposed in or adjacent to the centers of the four side edges of the quadratic semiconductor package.
  • FIG. 4e shows a semiconductor package comprising four groups of specific solder balls, each one of the groups of specific solder balls containing two specific solder balls wherein each one of the groups is disposed in or adjacent to the four corners of the quadratic semiconductor package. The specific solder balls in each group are aligned in such a way that a line connecting the centers of the specific solder balls essentially points to the center of the quadratic semiconductor package.
  • While the invention has been illustrated and described with respect to one or more implementations, alterations and/or modifications may be made to the illustrated examples without departing from the spirit and scope of the appended claims. In particular regard to the various functions performed by the above described components or structures (assemblies, devices, circuits, systems, etc.), the terms (including a reference to a “means”) used to describe such components are intended to correspond, unless otherwise indicated, to any component or structure which performs the specified function of the described component (e.g., that is functionally equivalent), even though not structurally equivalent to the disclosed structure which performs the function in the herein illustrated exemplary implementations of the invention.

Claims (11)

What is claimed is:
1. A semiconductor package, comprising:
a plurality of contact areas comprising a specific contact area; and
a plurality of solder balls applied to the contact areas, wherein two or more specific solder balls are applied to the specific contact area and wherein a minimum distance between the two or more specific solder balls is set such that the two or more specific solder balls merge into one another when connecting them to a substrate in a reflow process.
2. The semiconductor package of claim 1, further comprising:
two or more specific contact areas; and
two or more specific solder balls applied, to each one of the two or more specific contact areas.
3. The semiconductor package of claim 2, wherein the semiconductor package comprises a rectangular or quadratic main face, the semiconductor package further comprising:
four specific contact areas, wherein each one of the four specific contact areas is located adjacent to one of the four corners of the main face or adjacent to one of the centers of the four side edges of the main face.
4. The semiconductor package of claim 1, wherein the two or more specific solder balls have no electrical functionality.
5. The semiconductor package of claim 1, wherein the two or more specific solder bails are applied to dummy pads within the specific contact area.
6. The semiconductor package of claim 1, further comprising:
a solder resist layer comprising a plurality of openings disposed above the specific contact area, wherein the number of openings corresponds to the number of specific solder balls and the specific solder balls are arranged in the openings.
7. A semiconductor package, comprising:
a semiconductor chip;
a main face; and
a plurality of solder balls arranged on the main face, the plurality of solder balls comprising a group of specific solder balls, the group of specific solder balls being electrically disconnected from the semiconductor chip.
8. The semiconductor package of claim 7, wherein the group of specific solder balls consists of two, three or four specific solder balls.
9. The semiconductor package of claim 7, wherein the specific solder balls of the group of specific solder balls are arranged in a regular manner.
10. The semiconductor package of claim. 7, wherein a minimum distance between two of the specific solder balls lies in a range from 0.2 mm to 1.5 mm.
11. The semiconductor package of claim 7, further comprising:
an uncured polymer material applied to the group of specific solder balls.
US15/150,515 2014-02-27 2016-05-10 Semiconductor Package Configured for Connection to a Board Abandoned US20160329292A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US15/150,515 US20160329292A1 (en) 2014-02-27 2016-05-10 Semiconductor Package Configured for Connection to a Board

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US14/191,494 US9343397B2 (en) 2014-02-27 2014-02-27 Method of connecting a semiconductor package to a board
US15/150,515 US20160329292A1 (en) 2014-02-27 2016-05-10 Semiconductor Package Configured for Connection to a Board

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US14/191,494 Division US9343397B2 (en) 2014-02-27 2014-02-27 Method of connecting a semiconductor package to a board

Publications (1)

Publication Number Publication Date
US20160329292A1 true US20160329292A1 (en) 2016-11-10

Family

ID=53782621

Family Applications (2)

Application Number Title Priority Date Filing Date
US14/191,494 Active 2034-02-28 US9343397B2 (en) 2014-02-27 2014-02-27 Method of connecting a semiconductor package to a board
US15/150,515 Abandoned US20160329292A1 (en) 2014-02-27 2016-05-10 Semiconductor Package Configured for Connection to a Board

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US14/191,494 Active 2034-02-28 US9343397B2 (en) 2014-02-27 2014-02-27 Method of connecting a semiconductor package to a board

Country Status (3)

Country Link
US (2) US9343397B2 (en)
CN (1) CN104952746B (en)
DE (1) DE102015102528B4 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10090251B2 (en) 2015-07-24 2018-10-02 Infineon Technologies Ag Semiconductor chip having a dense arrangement of contact terminals
EP4120326A1 (en) * 2021-07-14 2023-01-18 Avago Technologies International Sales Pte. Limited Structure for improved mechanical, electrical, and/or thermal performance

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9691686B2 (en) * 2014-05-28 2017-06-27 Taiwan Semiconductor Manufacturing Company, Ltd. Contact pad for semiconductor device
JP2018157098A (en) * 2017-03-17 2018-10-04 東芝メモリ株式会社 Semiconductor device
CN107621710A (en) * 2017-11-10 2018-01-23 京东方科技集团股份有限公司 Driving chip, display base plate, the preparation method of display device and display device
DE102017128568A1 (en) 2017-12-01 2019-06-06 Infineon Technologies Ag SEMICONDUCTOR CHIP WITH A VARIETY OF EXTERNAL CONTACTS, CHIP ARRANGEMENT AND METHOD FOR CHECKING AN ORIENTATION OF A POSITION OF A SEMICONDUCTOR CHIP
CN114189988A (en) * 2021-12-29 2022-03-15 维沃移动通信有限公司 Printed circuit board assembly and electronic equipment
CN116705740A (en) * 2022-09-05 2023-09-05 荣耀终端有限公司 Chip, chip packaging structure, chip packaging method and electronic equipment
CN117766504A (en) * 2022-09-16 2024-03-26 华为技术有限公司 Substrate, packaging structure and electronic equipment

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6118182A (en) * 1998-06-25 2000-09-12 Intel Corporation Integrated circuit package with rectangular contact pads
US6144091A (en) * 1998-04-13 2000-11-07 Mitsubishi Denki Kabushiki Kaisha Semiconductor device
US6622905B2 (en) * 2000-12-29 2003-09-23 Intel Corporation Design and assembly methodology for reducing bridging in bonding electronic components to pads connected to vias
US6927491B1 (en) * 1998-12-04 2005-08-09 Nec Corporation Back electrode type electronic part and electronic assembly with the same mounted on printed circuit board
US20050233571A1 (en) * 2003-08-22 2005-10-20 Advanced Semiconductor Engineering, Inc. Flip chip package, semiconductor package with bumps and method for manufacturing semiconductor package with bumps
US20060231952A1 (en) * 2005-04-19 2006-10-19 Kim Sang-Young BGA semiconductor chip package and mounting structure thereof
US20080029903A1 (en) * 2006-08-07 2008-02-07 Chipmos Technologies Inc. Chip-stacked package structure
US20140151863A1 (en) * 2012-11-30 2014-06-05 Sang-Uk Kim Semiconductor packages and methods of fabricating the same
US20150155209A1 (en) * 2013-12-04 2015-06-04 United Microelectronics Corp. Method for generating die identification by measuring whether circuit is established in a package structure
US9806047B2 (en) * 2014-03-31 2017-10-31 Maxim Integrated Products, Inc. Wafer level device and method with cantilever pillar structure

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6010058A (en) * 1995-10-19 2000-01-04 Lg Semicon Co., Ltd. BGA package using a dummy ball and a repairing method thereof
JP3343730B2 (en) 1999-08-27 2002-11-11 埼玉日本電気株式会社 Mounting method of mounting board and electric component
US6578755B1 (en) 2000-09-22 2003-06-17 Flip Chip Technologies, L.L.C. Polymer collar for solder bumps
KR20020065045A (en) * 2001-02-05 2002-08-13 삼성전자 주식회사 Semiconductor chip package comprising enhanced pads
US20070023910A1 (en) 2005-07-29 2007-02-01 Texas Instruments Incorporated Dual BGA alloy structure for improved board-level reliability performance
US20110001230A1 (en) * 2009-07-02 2011-01-06 Conexant Systems, Inc. Systems and Methods of Improved Heat Dissipation with Variable Pitch Grid Array Packaging
CN103219310B (en) * 2013-03-18 2016-07-13 三星半导体(中国)研究开发有限公司 Mixing soldered ball layout and forming method thereof

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6144091A (en) * 1998-04-13 2000-11-07 Mitsubishi Denki Kabushiki Kaisha Semiconductor device
US6118182A (en) * 1998-06-25 2000-09-12 Intel Corporation Integrated circuit package with rectangular contact pads
US6927491B1 (en) * 1998-12-04 2005-08-09 Nec Corporation Back electrode type electronic part and electronic assembly with the same mounted on printed circuit board
US6622905B2 (en) * 2000-12-29 2003-09-23 Intel Corporation Design and assembly methodology for reducing bridging in bonding electronic components to pads connected to vias
US20050233571A1 (en) * 2003-08-22 2005-10-20 Advanced Semiconductor Engineering, Inc. Flip chip package, semiconductor package with bumps and method for manufacturing semiconductor package with bumps
US20060231952A1 (en) * 2005-04-19 2006-10-19 Kim Sang-Young BGA semiconductor chip package and mounting structure thereof
US20080029903A1 (en) * 2006-08-07 2008-02-07 Chipmos Technologies Inc. Chip-stacked package structure
US20140151863A1 (en) * 2012-11-30 2014-06-05 Sang-Uk Kim Semiconductor packages and methods of fabricating the same
US20150155209A1 (en) * 2013-12-04 2015-06-04 United Microelectronics Corp. Method for generating die identification by measuring whether circuit is established in a package structure
US9806047B2 (en) * 2014-03-31 2017-10-31 Maxim Integrated Products, Inc. Wafer level device and method with cantilever pillar structure

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10090251B2 (en) 2015-07-24 2018-10-02 Infineon Technologies Ag Semiconductor chip having a dense arrangement of contact terminals
EP4120326A1 (en) * 2021-07-14 2023-01-18 Avago Technologies International Sales Pte. Limited Structure for improved mechanical, electrical, and/or thermal performance

Also Published As

Publication number Publication date
DE102015102528B4 (en) 2024-01-11
CN104952746B (en) 2018-03-30
US9343397B2 (en) 2016-05-17
CN104952746A (en) 2015-09-30
US20150243593A1 (en) 2015-08-27
DE102015102528A1 (en) 2015-08-27

Similar Documents

Publication Publication Date Title
US9343397B2 (en) Method of connecting a semiconductor package to a board
US11101238B2 (en) Surface mounting semiconductor components
US7148560B2 (en) IC chip package structure and underfill process
US6552436B2 (en) Semiconductor device having a ball grid array and method therefor
US7880290B2 (en) Flip-chip packages allowing reduced size without electrical shorts and methods of manufacturing the same
US20070096287A1 (en) Semiconductor device and a method of manufacturing the same
JP2007324354A (en) Semiconductor device
US11569190B2 (en) Semiconductor structure and manufacturing method thereof
KR100368025B1 (en) Ciruict board having center-directional package land types and ball grid array package using the circuit board
KR20080057174A (en) Electronic component built-in substrate and method of manufacturing electronic component built-in substrate
CN103258818A (en) System and method for fine pitch POP structure
US9258890B2 (en) Support structure for stacked integrated circuit dies
KR101708093B1 (en) Semiconductor device
US10553558B2 (en) Semiconductor device
TWI555101B (en) Package structure and method of manufacture
CN105390471A (en) Fan-out wafer level packaging structure
US6943103B2 (en) Methods for reducing flip chip stress
US9640499B2 (en) Semiconductor chip, flip chip package and wafer level package including the same
US8680663B2 (en) Methods and apparatus for package on package devices with reduced strain
CN105304507A (en) Fan-out wafer level packaging method
KR20070052043A (en) Bga type semiconductor chip package having sectionally solder ball with in plastic core
KR20150090504A (en) Package substrate
TWI522018B (en) Print circuit board and manufacturing method thereof
US11139228B2 (en) Semiconductor device
KR101006529B1 (en) Ball land and printed circuit board using the same and semiconductor package using the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: INFINEON TECHNOLOGIES AG, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MARBELLA, CARLO;REEL/FRAME:038528/0932

Effective date: 20140416

STCV Information on status: appeal procedure

Free format text: NOTICE OF APPEAL FILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: FINAL REJECTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION