US20160204116A1 - Method for manufacturing a semiconductor device - Google Patents
Method for manufacturing a semiconductor device Download PDFInfo
- Publication number
- US20160204116A1 US20160204116A1 US15/073,524 US201615073524A US2016204116A1 US 20160204116 A1 US20160204116 A1 US 20160204116A1 US 201615073524 A US201615073524 A US 201615073524A US 2016204116 A1 US2016204116 A1 US 2016204116A1
- Authority
- US
- United States
- Prior art keywords
- film
- insulation film
- gate electrode
- region
- conductive film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 390
- 238000000034 method Methods 0.000 title claims abstract description 76
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 68
- 238000009413 insulation Methods 0.000 claims abstract description 586
- 230000002093 peripheral effect Effects 0.000 claims abstract description 225
- 239000000758 substrate Substances 0.000 claims abstract description 115
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 58
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 57
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 54
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 54
- 238000002955 isolation Methods 0.000 claims description 37
- 238000007254 oxidation reaction Methods 0.000 claims description 12
- 230000003647 oxidation Effects 0.000 claims description 11
- 238000000059 patterning Methods 0.000 claims description 5
- 230000015556 catabolic process Effects 0.000 description 86
- 239000010410 layer Substances 0.000 description 78
- 239000012535 impurity Substances 0.000 description 71
- 125000006850 spacer group Chemical group 0.000 description 51
- 229910052751 metal Inorganic materials 0.000 description 43
- 239000002184 metal Substances 0.000 description 43
- 229910021332 silicide Inorganic materials 0.000 description 39
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 39
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 30
- 229910052710 silicon Inorganic materials 0.000 description 30
- 239000010703 silicon Substances 0.000 description 30
- 238000001312 dry etching Methods 0.000 description 22
- 238000005530 etching Methods 0.000 description 22
- 230000015572 biosynthetic process Effects 0.000 description 21
- 238000000151 deposition Methods 0.000 description 21
- 239000011229 interlayer Substances 0.000 description 20
- 238000005468 ion implantation Methods 0.000 description 20
- 238000005229 chemical vapour deposition Methods 0.000 description 19
- 230000008021 deposition Effects 0.000 description 19
- 239000004020 conductor Substances 0.000 description 17
- 238000003475 lamination Methods 0.000 description 14
- 238000009825 accumulation Methods 0.000 description 12
- 238000002347 injection Methods 0.000 description 11
- 239000007924 injection Substances 0.000 description 11
- 238000001039 wet etching Methods 0.000 description 10
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 9
- 229910052796 boron Inorganic materials 0.000 description 9
- 230000004888 barrier function Effects 0.000 description 8
- 230000006870 function Effects 0.000 description 8
- 230000000052 comparative effect Effects 0.000 description 7
- 238000005516 engineering process Methods 0.000 description 7
- 230000001590 oxidative effect Effects 0.000 description 7
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 7
- 229920005591 polysilicon Polymers 0.000 description 7
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 6
- 229910021417 amorphous silicon Inorganic materials 0.000 description 6
- 238000000231 atomic layer deposition Methods 0.000 description 6
- 239000007789 gas Substances 0.000 description 6
- 238000010438 heat treatment Methods 0.000 description 6
- 238000000206 photolithography Methods 0.000 description 6
- 241000293849 Cordylanthus Species 0.000 description 5
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 5
- 229910052785 arsenic Inorganic materials 0.000 description 5
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 5
- 230000018109 developmental process Effects 0.000 description 5
- 238000009826 distribution Methods 0.000 description 5
- 230000000694 effects Effects 0.000 description 5
- 239000000463 material Substances 0.000 description 5
- 229910052698 phosphorus Inorganic materials 0.000 description 5
- 239000011574 phosphorus Substances 0.000 description 5
- 229910052799 carbon Inorganic materials 0.000 description 4
- 239000010949 copper Substances 0.000 description 4
- 239000012212 insulator Substances 0.000 description 4
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 4
- 229910021334 nickel silicide Inorganic materials 0.000 description 4
- RUFLMLWJRZAWLJ-UHFFFAOYSA-N nickel silicide Chemical compound [Ni]=[Si]=[Ni] RUFLMLWJRZAWLJ-UHFFFAOYSA-N 0.000 description 4
- 230000000149 penetrating effect Effects 0.000 description 4
- 238000004544 sputter deposition Methods 0.000 description 4
- 239000010936 titanium Substances 0.000 description 4
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 4
- 229910052721 tungsten Inorganic materials 0.000 description 4
- 239000010937 tungsten Substances 0.000 description 4
- 230000005641 tunneling Effects 0.000 description 4
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 3
- 239000007864 aqueous solution Substances 0.000 description 3
- 229910017052 cobalt Inorganic materials 0.000 description 3
- 239000010941 cobalt Substances 0.000 description 3
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 3
- 230000006866 deterioration Effects 0.000 description 3
- 229910000449 hafnium oxide Inorganic materials 0.000 description 3
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 3
- 239000002784 hot electron Substances 0.000 description 3
- QPJSUIGXIBEQAC-UHFFFAOYSA-N n-(2,4-dichloro-5-propan-2-yloxyphenyl)acetamide Chemical compound CC(C)OC1=CC(NC(C)=O)=C(Cl)C=C1Cl QPJSUIGXIBEQAC-UHFFFAOYSA-N 0.000 description 3
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 3
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 3
- 229910001936 tantalum oxide Inorganic materials 0.000 description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 2
- 230000003213 activating effect Effects 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 230000000295 complement effect Effects 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000011049 filling Methods 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 2
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 2
- 238000005036 potential barrier Methods 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- 229910001928 zirconium oxide Inorganic materials 0.000 description 2
- 229910001260 Pt alloy Inorganic materials 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 238000001035 drying Methods 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 230000012447 hatching Effects 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- PCLURTMBFDTLSK-UHFFFAOYSA-N nickel platinum Chemical compound [Ni].[Pt] PCLURTMBFDTLSK-UHFFFAOYSA-N 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 238000005121 nitriding Methods 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/30—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
- H10B43/35—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region with cell select transistors, e.g. NAND
-
- H01L27/1157—
-
- H01L21/28282—
-
- H01L27/11573—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40114—Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40117—Multistep manufacturing processes for data storage electrodes the electrodes comprising a charge-trapping insulator
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
- H10B41/35—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region with a cell select transistor, e.g. NAND
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
- H10B41/41—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region of a memory region comprising a cell select transistor, e.g. NAND
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
- H10B41/42—Simultaneous manufacture of periphery and memory cells
- H10B41/43—Simultaneous manufacture of periphery and memory cells comprising only one type of peripheral transistor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/40—EEPROM devices comprising charge-trapping gate insulators characterised by the peripheral circuit region
Definitions
- the present invention relates to a method for manufacturing a semiconductor device, and is preferably applicable to, for example, a method for manufacturing a semiconductor device including a semiconductor element formed in a semiconductor substrate therein.
- a semiconductor device has been widely used which has a memory cell region where a memory cell such as a nonvolatile memory is formed over a semiconductor substrate, and a peripheral circuit region where a peripheral circuit including, for example, a MISFET (Metal Insulator Semiconductor Field Effect Transistor) is formed over the semiconductor substrate.
- a memory cell such as a nonvolatile memory
- MISFET Metal Insulator Semiconductor Field Effect Transistor
- a nonvolatile memory there may be formed a memory cell formed of a split gate type cell using a MONOS (Metal-Oxide-Nitride-Oxide-Semiconductor) film.
- the memory cell is formed of two MISFETs of a control transistor having a control gate electrode, and a memory transistor having a memory gate electrode.
- the gate insulation film of the memory transistor is formed of a lamination film including, for example, a silicon oxide film, a silicon nitride film, and a silicon oxide film, and called an ONO (Oxide Nitride Oxide) film.
- Patent Document 1 discloses the following technology: in a semiconductor integrated circuit device, a memory cell is formed in a memory cell formation region at a main surface of a substrate, and a low breakdown voltage p type MISFET is formed in a low voltage p MIS (Metal Insulator Semiconductor) formation region at the main surface of the substrate.
- a memory cell is formed in a memory cell formation region at a main surface of a substrate
- a low breakdown voltage p type MISFET is formed in a low voltage p MIS (Metal Insulator Semiconductor) formation region at the main surface of the substrate.
- an ONO film, and a conductive film for a memory gate electrode may be formed.
- the ONO film is formed at relatively higher temperatures. Therefore, when, before forming an ONO film, a well as a semiconductor region has been already formed in the peripheral circuit region, the impurity doped into the well in the peripheral circuit region is diffused at a high temperature during the formation of the ONO film, resulting in a change in concentration distribution of the impurity in the well. Accordingly, the threshold voltage of the MISFET formed in the peripheral circuit region, or the like varies. As a result, it is not possible to improve the performances of the semiconductor device including a nonvolatile memory.
- a control gate electrode formed of a first conductive film is formed over the main surface of a semiconductor substrate. Then, an insulation film and a second conductive film are formed in such a manner as to cover the control gate electrode, and the second conductive film is etched back. As a result, the second conductive film is left over the sidewall of the control gate electrode via the insulation film, thereby to form a memory gate electrode. Then, in a second region, a semiconductor region is formed in the main surface of the semiconductor substrate. Over the semiconductor region, there is formed a third conductive film. Then, there is formed a gate electrode formed of the third conductive film.
- FIG. 1 is an essential part cross sectional view of a semiconductor device of First Embodiment
- FIG. 2 is an equivalent circuit diagram of a memory cell in the semiconductor device of First Embodiment
- FIG. 3 is a table showing one example of the conditions for application of a voltage to each site of the memory cell at the times of “write”, “erase”, and “read”;
- FIG. 4 is a process flowchart showing some of manufacturing steps of the semiconductor device of First Embodiment
- FIG. 5 is a process flowchart showing others of manufacturing steps of the semiconductor device of First Embodiment
- FIG. 6 is an essential part cross sectional view of the semiconductor device of First Embodiment during a manufacturing step
- FIG. 7 is an essential part cross sectional view of the semiconductor device of First Embodiment during a manufacturing step
- FIG. 8 is an essential part cross sectional view of the semiconductor device of First Embodiment during a manufacturing step
- FIG. 9 is an essential part cross sectional view of the semiconductor device of First Embodiment during a manufacturing step
- FIG. 10 is an essential part cross sectional view of the semiconductor device of First Embodiment during a manufacturing step
- FIG. 11 is an essential part cross sectional view of the semiconductor device of First Embodiment during a manufacturing step
- FIG. 12 is an essential part cross sectional view of the semiconductor device of First Embodiment during a manufacturing step
- FIG. 13 is an essential part cross sectional view of the semiconductor device of First Embodiment during a manufacturing step
- FIG. 14 is an essential part cross sectional view of the semiconductor device of First Embodiment during a manufacturing step
- FIG. 15 is an essential part cross sectional view of the semiconductor device of First Embodiment during a manufacturing step
- FIG. 16 is an essential part cross sectional view of the semiconductor device of First Embodiment during a manufacturing step
- FIG. 17 is an essential part cross sectional view of the semiconductor device of First Embodiment during a manufacturing step
- FIG. 18 is an essential part cross sectional view of the semiconductor device of First Embodiment during a manufacturing step
- FIG. 19 is an essential part cross sectional view of the semiconductor device of First Embodiment during a manufacturing step
- FIG. 20 is an essential part cross sectional view of the semiconductor device of First Embodiment during a manufacturing step
- FIG. 21 is an essential part cross sectional view of a semiconductor device of Comparative Example during a manufacturing step
- FIG. 22 is an essential part cross sectional view of a semiconductor device of Second Embodiment.
- FIG. 23 is a process flowchart showing some of manufacturing steps of the semiconductor device of Second Embodiment.
- FIG. 24 is a process flowchart showing others of manufacturing steps of the semiconductor device of Second Embodiment.
- FIG. 25 is an essential part cross sectional view of the semiconductor device of Second Embodiment during a manufacturing step
- FIG. 26 is an essential part cross sectional view of the semiconductor device of Second Embodiment during a manufacturing step
- FIG. 27 is an essential part cross sectional view of the semiconductor device of Second Embodiment during a manufacturing step
- FIG. 28 is an essential part cross sectional view of the semiconductor device of Second Embodiment during a manufacturing step
- FIG. 29 is an essential part cross sectional view of the semiconductor device of Second Embodiment during a manufacturing step
- FIG. 30 is an essential part cross sectional view of the semiconductor device of Second Embodiment during a manufacturing step
- FIG. 31 is an essential part cross sectional view of the semiconductor device of Second Embodiment during a manufacturing step
- FIG. 32 is an essential part cross sectional view of the semiconductor device of Second Embodiment during a manufacturing step
- FIG. 33 is an essential part cross sectional view of the semiconductor device of Second Embodiment during a manufacturing step
- FIG. 34 is an essential part cross sectional view of the semiconductor device of Second Embodiment during a manufacturing step
- FIG. 35 is an essential part cross sectional view of the semiconductor device of Second Embodiment during a manufacturing step
- FIG. 36 is an essential part cross sectional view of the semiconductor device of Second Embodiment during a manufacturing step
- FIG. 37 is an essential part cross sectional view of the semiconductor device of Second Embodiment during a manufacturing step.
- FIG. 38 is an essential part cross sectional view of the semiconductor device of Second Embodiment during a manufacturing step.
- the embodiment may be described in a plurality of divided sections or embodiments for convenience, if required. However, unless otherwise specified, these are not independent of each other, but are in a relation such that one is a modified example, details, a complementary explanation, or the like of a part or the whole of the other.
- the number of elements is not limited to the specific number, but may be greater than or less than the specific number, unless otherwise specified, except for the case where the number is apparently limited to the specific number in principle, and except for other cases.
- the constitutional elements are not always essential, unless otherwise specified, except for the case where they are apparently considered essential in principle, and except for other cases.
- the shapes, positional relationships, or the like of the constitutional elements, or the like it is understood that they include ones substantially analogous or similar to the shapes or the like, unless otherwise specified, and unless otherwise considered apparently in principle, or except for other cases. This also applies to the foregoing numerical values and ranges.
- hatching may be omitted even in cross section for ease of understanding of the drawing.
- FIG. 1 is an essential part cross sectional view of the semiconductor device of First Embodiment.
- FIG. 2 is an equivalent circuit diagram of a memory cell in the semiconductor device of First Embodiment.
- the semiconductor device has a semiconductor substrate 1 .
- the semiconductor substrate 1 is a semiconductor wafer formed of, for example, a p type single crystal silicon having a specific resistance of about 1 to 10 ⁇ cm.
- the semiconductor device has a memory cell region 1 A and peripheral circuit regions 1 B and 1 C as some regions of the main surface 1 a of the semiconductor substrate 1 .
- a memory cell MC 1 In the memory cell region 1 A, there is formed a memory cell MC 1 .
- the peripheral circuit region 1 B there is formed a MISFET QH.
- the peripheral circuit region 1 C In the peripheral circuit region 1 C, there is formed a MISFET QL.
- the memory cell region 1 A and the peripheral circuit region 1 B are not required to be adjacent to each other.
- the memory cell region 1 A and the peripheral circuit region 1 C are not required to be adjacent to each other.
- the peripheral circuit region 1 B and the peripheral circuit region 1 C are not required to be adjacent to each other.
- the peripheral circuit region 1 B and the peripheral circuit region 1 C are not required to be adjacent to each other.
- the peripheral circuit region 1 B is shown adjacent to the memory cell region 1 A
- the peripheral circuit region 1 C is shown adjacent to the peripheral circuit region 1 B.
- the peripheral circuit is a circuit other than a nonvolatile memory, and is a processor such as a CPU (Central Processing Unit), a control circuit, a sense amplifier, a column decoder, a row decoder, an input/output circuit, or the like.
- the MISFET QH formed in the peripheral circuit region 1 B, and the MISFET QL formed in the peripheral circuit region 1 C are each a MISFET for a peripheral circuit.
- the peripheral circuit region 1 B is a high voltage type MIS (Metal Insulator Semiconductor) region.
- the peripheral circuit region 1 C is a low voltage type MIS region. Therefore, the MISFET QH formed in the peripheral circuit region 1 B is a high breakdown voltage MISFET.
- the MISFET QL formed in the peripheral circuit region 1 C is a low breakdown voltage MISFET.
- the peripheral circuit region includes a high voltage type MIS region and a low voltage type MIS region, which enables the formation of various circuits.
- the semiconductor device has an active region AR 1 and an element isolation region IR 1 .
- the element isolation region IR 1 is for isolating elements.
- an element isolation film 2 In the element isolation region IR 1 , there is formed an element isolation film 2 .
- the active region AR 1 is defined, namely, partitioned by the element isolation region IR 1 , and is electrically isolated from other active regions by the element isolation region IR 1 .
- a p type well PW 1 In the active region AR 1 , there is formed a p type well PW 1 .
- the active region AR 1 is a region including the p type well PW 1 formed therein.
- the p type well PW 1 has a p type conductivity type.
- FIG. 1 As shown in FIG. 1 , in the p type well PW 1 in the memory cell region 1 A, there is formed a memory cell MC 1 formed of a memory transistor MT and a control transistor CT. In the memory cell region 1 A, in actuality, a plurality of memory cells MC 1 are formed in an array. FIG. 1 shows a cross section of one memory cell MC 1 of them. The memory cell MC 1 is included in the nonvolatile memory provided in the semiconductor device.
- the memory cell MC 1 is a split gate type memory cell. Namely, as shown in FIG. 1 , the memory cell MC 1 has a control transistor CT having a control gate electrode CG, and a memory transistor MT coupled to the control transistor CT, and having a memory gate electrode MG.
- the memory cell MC 1 has an n type semiconductor region MS, an n type semiconductor region MD, a control gate electrode CG, and a memory gate electrode MG.
- the n type semiconductor region MS and the n type semiconductor region MD each have an n type conductivity type which is a conductivity type opposite to the p type conductivity type.
- the memory cell MC 1 has a cap insulation film CP 1 formed over the control gate electrode CG, and a cap insulation film CP 2 formed over the cap insulation film CP 1 .
- the memory cell MC 1 has a gate insulation film GIt formed between the control gate electrode CG and the p type well PW 1 of the semiconductor substrate 1 , and a gate insulation film GIm formed between the memory gate electrode MG and the p type well PW 1 of the semiconductor substrate 1 , and between the memory gate electrode MG and the control gate electrode CG.
- the control gate electrode CG and the memory gate electrode MG extend along the main surface 1 a of the semiconductor substrate 1 , and are arranged side by side with the gate insulation film GIm interposed between mutually opposing side surfaces, namely, sidewalls thereof.
- the direction of extension of the control gate electrode CG and the memory gate electrode MG is the direction perpendicular to the paper plane of FIG. 1 .
- the control gate electrode CG is formed over the p type well PW 1 at a portion thereof situated between the semiconductor region MD and the semiconductor region MS, namely, over the main surface 1 a of the semiconductor substrate 1 with the gate insulation film GIt interposed therebetween.
- the memory gate electrode MG is formed over the p type well PW 1 at a portion thereof situated between the semiconductor region MD and the semiconductor region MS, namely, over the main surface 1 a of the semiconductor substrate 1 with the gate insulation film GIm interposed therebetween. Further, on the semiconductor region MS side, there is arranged the memory gate electrode MG. On the semiconductor region MD side, there is arranged the control gate electrode CG. The control gate electrode CG and the memory gate electrode MG are each a gate electrode forming the memory cell MC 1 , namely, the nonvolatile memory.
- the cap insulation film CP 1 and the cap insulation film CP 2 formed over the control gate electrode CG also extend along the main surface 1 a of the semiconductor substrate 1 .
- the control gate electrode CG and the memory gate electrode MG are adjacent to each other with the gate insulation film GIm interposed therebetween.
- the memory gate electrode MG is formed in a sidewall spacer shape over the side surface, namely, the sidewall of the control gate electrode CG with the gate insulation film GIm interposed therebetween.
- the gate insulation film GIm extends over both the regions of a region between the memory gate electrode MG and the p type well PW 1 of the semiconductor substrate 1 , and a region between the memory gate electrode MG and the control gate electrode CG.
- the gate insulation film GIt formed between the control gate electrode CG and the p type well PW 1 functions as the gate insulation film of the control transistor CT.
- the gate insulation film GIm formed between the memory gate electrode MG and the p type well PW 1 functions as the gate insulation film of the memory transistor MT.
- the gate insulation film GIt is formed of an insulation film 3 a .
- the insulation film 3 a is formed of a silicon oxide film, a silicon nitride film, or a silicon oxynitride film, or a high dielectric constant film having a higher relative dielectric constant than that of a silicon nitride film, namely, a so-called High-k film.
- a High-k film or a high dielectric constant film used in the present application means a film higher in dielectric constant (relative dielectric constant) than silicon nitride.
- the insulation film 3 a there can be used, for example, a metal oxide film such as a hafnium oxide film, a zirconium oxide film, an aluminum oxide film, a tantalum oxide film, or a lanthanum oxide film.
- a metal oxide film such as a hafnium oxide film, a zirconium oxide film, an aluminum oxide film, a tantalum oxide film, or a lanthanum oxide film.
- the gate insulation film GIm is formed of an insulation film 8 .
- the insulation film 8 is formed of a lamination film including a silicon oxide film 8 a , a silicon nitride film 8 b as a charge accumulation part over the silicon oxide film 8 a , and a silicon oxide film 8 c over the silicon nitride film 8 b , and referred to as an ONO film.
- the gate insulation film GIm between the memory gate electrode MG and the p type well PW 1 functions as the gate insulation film of the memory transistor MT as described previously.
- the gate insulation film GIm between the memory gate electrode MG and the control gate electrode CG functions as an insulation film for establishing an insulation, namely, an electrical isolation between the memory gate electrode MG and the control gate electrode CG.
- the silicon nitride film 8 b is an insulation film for accumulating electrical charges, and functions as a charge accumulation part.
- the silicon nitride film 8 b is a trapping insulation film formed in the insulation film 8 .
- the insulation film 8 can be regarded as an insulation film having a charge accumulation part in the inside thereof.
- the silicon nitride film 8 b is interposed between the silicon oxide film 8 c and the silicon oxide film 8 a . This structure enables accumulation of electrical charges into the silicon nitride film 8 b .
- the silicon oxide film 8 a , the silicon nitride film 8 b , and the silicon oxide film 8 c can also be regarded as an ONO film as described previously.
- the control gate electrode CG is formed of a conductive film 4 a .
- the conductive film 4 a is formed of silicon, and is formed of, for example, an n type polysilicon film which is a polycrystal silicon film doped with an n type impurity.
- the control gate electrode CG is formed of a patterned conductive film 4 a.
- the memory gate electrode MG is formed of a conductive film 9 .
- the conductive film 9 is formed of silicon, and is formed of, for example, an n type polysilicon film which is a polycrystal silicon film doped with an n type impurity.
- the memory gate electrode MG is formed in the following manner: the conductive film 9 formed over the semiconductor substrate 1 in such a manner as to cover the control gate electrode CG is anisotropically etched, namely, etched back; as a result, the conductive film 9 is left over the sidewall of the control gate electrode CG via the insulation film 8 . Accordingly, the memory gate electrode MG is formed in a sidewall spacer shape over the sidewall situated on a first side of the control gate electrode CG adjacent to the memory gate electrode MG via the insulation film 8 .
- the cap insulation film CP 2 is formed via the cap insulation film CP 1 . Accordingly, the memory gate electrode MG is formed in a sidewall spacer shape over the sidewall situated on a first side of the cap insulation film CP 2 formed over the control gate electrode CG adjacent to the memory gate electrode MG via the insulation film 8 .
- the cap insulation film CP 1 is formed of an insulation film 5 containing silicon and oxygen.
- the insulation film 5 is formed of, for example, a silicon oxide film.
- the cap insulation film CP 2 is formed of an insulation film 6 containing silicon and nitrogen.
- the insulation film 6 is formed of, for example, a silicon nitride film.
- the cap insulation film CP 2 is a protective film for protecting the control gate electrode CG, a hard mask film for patterning the conductive film 4 , and forming the control gate electrode CG, or a spacer film for adjusting the height of the memory gate electrode MG when the conductive film 9 is etched back to form the memory gate electrode MG.
- a spacer film By forming the cap insulation film CP 2 as a spacer film, it is possible to make the film thickness of the control gate electrode CG smaller than the height of the memory gate electrode MG.
- the semiconductor region MS is a semiconductor region functioning as one of a source region or a drain region.
- the semiconductor region MD is a semiconductor region functioning as the other of the source region or the drain region.
- the semiconductor region MS is a semiconductor region functioning as, for example, a source region.
- the semiconductor region MD is a semiconductor region functioning as, for example, a drain region.
- the semiconductor region MS and the semiconductor region MD are each formed of a semiconductor region doped with an n type impurity, and each include a LDD (Lightly doped drain) structure.
- the semiconductor region MS for source has an n ⁇ type semiconductor region 11 a , and an n + type semiconductor region 12 a having a higher impurity concentration than that of the n ⁇ type semiconductor region 11 a .
- the semiconductor region MD for drain has an n ⁇ type semiconductor region 11 b , and an n + type semiconductor region 12 b having a higher impurity concentration than that of the n ⁇ type semiconductor region 11 b .
- the n + type semiconductor region 12 a is deeper in junction depth and higher in impurity concentration than the n ⁇ type semiconductor region 11 a .
- the n + type semiconductor region 12 b is deeper in junction depth, and higher in impurity concentration than the n ⁇ type semiconductor region 11 b.
- sidewall spacers SW formed of an insulation film such as a silicon oxide film or a silicon nitride film, or a lamination film thereof, respectively.
- an insulation film such as a silicon oxide film or a silicon nitride film, or a lamination film thereof.
- the n ⁇ type semiconductor region 11 a is formed in self-alignment with the side surface of the memory gate electrode MG.
- the type semiconductor region 12 a is formed in self-alignment with the side surface of the sidewall spacer SW. Accordingly, the low-concentration n ⁇ type semiconductor region 11 a is formed under the sidewall spacer SW over the sidewall of the memory gate electrode MG.
- the high-concentration type semiconductor region 12 a is formed at the outside of the low-concentration n ⁇ type semiconductor region 11 a . Therefore, the low-concentration n ⁇ type semiconductor region 11 a is formed in such a manner as to be adjacent to the p type well PW 1 as a channel region of the memory transistor MT.
- the high-concentration n + type semiconductor region 12 a is formed in such a manner as to be in contact with the low-concentration n ⁇ type semiconductor region 11 a , and to be separated from the p type well PW 1 as a channel region of the memory transistor MT by the distance corresponding to the n ⁇ type semiconductor region 11 a.
- the n ⁇ type semiconductor region 11 b is formed in self-alignment with the side surface of the control gate electrode CG.
- the n + type semiconductor region 12 b is formed in self-alignment with the side surface of the sidewall spacer SW. Accordingly, the low-concentration n ⁇ type semiconductor region 11 b is formed under the sidewall spacer SW over the sidewall of the control gate electrode CG.
- the high-concentration n + type semiconductor region 12 b is formed at the outside of the low-concentration n ⁇ type semiconductor region 11 b . Therefore, the low-concentration n ⁇ type semiconductor region 11 b is formed in such a manner as to be adjacent to the p type well PW 1 as the channel region of the control transistor CT.
- the high-concentration n + type semiconductor region 12 b is formed in such a manner as to be in contact with the low-concentration n ⁇ type semiconductor region 11 b , and to be separated from the p type well PW 1 as the channel region of the control transistor CT by the distance corresponding to the n ⁇ type semiconductor region 11 b.
- a metal silicide layer 13 is formed by a Salicide: Self Aligned Silicide) technology, or the like.
- the metal silicide layer 13 is formed of, for example, a cobalt silicide layer, a nickel silicide layer, or a platinum-doped nickel silicide layer.
- the metal silicide layer 13 can reduce the diffusion resistance and the contact resistance.
- the metal silicide layer 13 may be formed over the memory gate electrode MG.
- the semiconductor device has an active region AR 2 and an element isolation region IR 2 .
- the element isolation region IR 2 is for isolating elements.
- an element isolation film 2 In the element isolation region IR 2 , there is formed an element isolation film 2 .
- the active region AR 2 is defined, namely, partitioned by the element isolation region IR 2 , and is electrically isolated from other active regions by the element isolation region IR 2 .
- a p type well PW 2 In the active region AR 2 , there is formed a p type well PW 2 . Namely, the active region AR 2 is a region including the p type well PW 2 formed therein.
- the p type well PW 2 has a p type conductivity type.
- the peripheral circuit region 1 B is shown adjacent to the memory cell region 1 A. Accordingly, in the cross sectional view of FIG. 1 , there is shown an example in which the element isolation region IR 1 in the memory cell region 1 A is also the element isolation region IR 2 in the peripheral circuit region 1 B.
- FIG. 1 shows a cross section perpendicular to the gate width direction of one high breakdown voltage MISFET QH of them.
- the high breakdown voltage MISFET QH has a semiconductor region formed of an n ⁇ type semiconductor region 11 c and an type semiconductor region 12 c , a gate insulation film GIH formed over the p type well PW 2 , and a gate electrode GEH formed over the gate insulation film GIH.
- the n ⁇ type semiconductor region 11 c and the n + type semiconductor region 12 c are formed in the upper layer part of the p type well PW 2 of the semiconductor substrate 1 .
- the n ⁇ type semiconductor region 11 c and the n + type semiconductor region 12 c each have an n type conductivity type which is an opposite conductivity type to the p type conductivity type.
- the gate insulation film GIH functions as the gate insulation film of the MISFET QH.
- the gate insulation film GIH is formed of an insulation film 23 b .
- the insulation film 23 b is formed of a silicon oxide film, a silicon nitride film, or a silicon oxynitride film, or a high dielectric constant film having a higher relative dielectric constant than that of a silicon nitride film, namely, a so-called High-k film.
- a metal oxide film such as a hafnium oxide film, a zirconium oxide film, an aluminum oxide film, a tantalum oxide film, or a lanthanum oxide film
- the gate electrode GEH is formed of a conductive film 24 b .
- the conductive film 24 b is formed of silicon, and is formed of, for example, an n type polysilicon film which is a polycrystal silicon film doped with an n type impurity.
- the gate electrode GEH is formed of a patterned conductive film 24 b .
- As the conductive film 24 b there can be used a conductive film different from the conductive film 4 a included in the control gate electrode CG. Accordingly, the film thickness TEH of the gate electrode GEH can be set different from the film thickness TG of the control gate electrode CG.
- the film thickness TEH of the gate electrode GEH can be defined as the distance from the bottom surface of the gate electrode GEH to the top surface of the metal silicide layer 13 formed over the gate electrode GEH.
- the semiconductor regions each formed of the n ⁇ type semiconductor region 11 c and the n + type semiconductor region 12 c are semiconductor regions for source and for drain, doped with an n + type impurity, and each include a LDD structure as with the semiconductor regions MS and MD of the memory cell MC 1 .
- the n + type semiconductor region 12 c is shallower in junction depth, and higher in impurity concentration than the n ⁇ type semiconductor region 11 c.
- a sidewall spacer SW formed of an insulation film such as a silicon oxide film or a silicon nitride film, or a lamination film thereof.
- a metal silicide layer 13 is formed by a salicide technology, or the like.
- the metal silicide layer 13 may also be formed over the gate electrode GEH.
- the semiconductor device has an active region AR 3 and an element isolation region IR 3 .
- the element isolation region IR 3 is for isolating elements.
- an element isolation film 2 In the element isolation region IR 3 , there is formed an element isolation film 2 .
- the active region AR 3 is defined, namely, partitioned by the element isolation region IR 3 , and is electrically isolated from other active regions by the element isolation region IR 3 .
- a p type well PW 3 In the active region AR 3 , there is formed a p type well PW 3 . Namely, the active region AR 3 is a region including the p type well PW 3 formed therein.
- the p type well PW 3 has a p type conductivity type.
- the peripheral circuit region 1 C is shown adjacent to the peripheral circuit region 1 B. Accordingly, in the cross sectional view of FIG. 1 , there is shown an example in which the element isolation region IR 2 in the peripheral circuit region 1 B is also the element isolation region IR 3 in the peripheral circuit region 1 C.
- FIG. 1 shows a cross section perpendicular to the gate width direction of one MISFET QL of them.
- the low breakdown voltage MISFET QL has a semiconductor region formed of an n ⁇ type semiconductor region 11 d and an type semiconductor region 12 d , a gate insulation film GIL formed over the p type well PW 3 , and a gate electrode GEL formed over the gate insulation film GIL.
- the n ⁇ type semiconductor region 11 d and the n + type semiconductor region 12 d are formed in the upper layer part of the p type well PW 3 of the semiconductor substrate 1 .
- the n ⁇ type semiconductor region 11 d and the n + type semiconductor region 12 d each have an n type conductivity which is the opposite conductivity type to the p type conductivity type.
- the gate insulation film GIL functions as the gate insulation film of the MISFET QL.
- the gate insulation film GIL is formed of an insulation film 23 c .
- As the insulation film 23 c there can be used an insulation film formed at the same layer as the insulation film 23 b included in the gate insulation film GIH of the MISFET QH.
- the gate electrode GEL is formed of a conductive film 24 c .
- the conductive film 24 c there can be used a conductive film formed at the same layer as the conductive film 24 b included in the gate electrode GEH of the MISFET QH. Further, the film thickness TEL of the gate electrode GEL can be set equal to the film thickness TEH of the gate electrode GEH.
- the film thickness TEL of the gate electrode GEL can be defined as the distance from the bottom surface of the gate electrode GEL to the top surface of the metal silicide layer 13 formed over the gate electrode GEL.
- the semiconductor regions each formed of the n ⁇ type semiconductor region 11 d and the n + type semiconductor region 12 d are semiconductor regions for source and for drain, doped with an n type impurity, and each include a LDD structure as with the semiconductor regions MS and MD of the memory cell MC 1 .
- the n + type semiconductor region 12 d is deeper in junction depth, and higher in impurity concentration than the n ⁇ type semiconductor region 11 d.
- a sidewall spacer SW formed of an insulation film such as a silicon oxide film or a silicon nitride film, or a lamination film thereof.
- a metal silicide layer 13 is formed by a salicide technology, or the like.
- the metal silicide layer 13 may also be formed over the gate electrode GEL.
- the low breakdown voltage MISFET QL may have a hollow region.
- the conductivity type of the hollow region is the opposite conductivity type to the n ⁇ type semiconductor region 11 d , and the same conductivity type as that of the p type well PW 3 .
- the hollow region is formed for suppressing the short channel characteristics (punch through).
- the hollow region is formed in such a manner as to include the n ⁇ type semiconductor region 11 d therein.
- the p type impurity concentration in the hollow region is higher than the p type impurity concentration in the p type well PW 3 .
- the MISFET QH formed in the peripheral circuit region 1 B is a high breakdown voltage MISFET.
- the MISFET QL formed in the peripheral circuit region 1 C is a low breakdown voltage MISFET.
- the high breakdown voltage MISFET QH is an element for use in a circuit for performing input/output of a current between, for example, a semiconductor device and an external device thereof.
- the low breakdown voltage MISFET QL is an element which forms, for example, a logic circuit, and is required to operate at a high speed. For this reason, the gate length of the high breakdown voltage MISFET QH is longer than the gate length of the low breakdown voltage MISFET QL.
- the driving voltage of the high breakdown voltage MISFET QH is higher than the driving voltage of the low breakdown voltage MISFET QL.
- the breakdown voltage of the high breakdown voltage MISFET QH is higher than the breakdown voltage of the low breakdown voltage MISFET QL.
- the film thickness TIH of the gate insulation film GIH is larger than the film thickness TIL of the gate insulation film GIL.
- the driving voltage of the high breakdown voltage MISFET QH can be set higher than the driving voltage of the low breakdown voltage MISFET QL.
- the p type impurity concentration in the p type well PW 2 is lower than the p type impurity concentration in the p type well PW 3 .
- the driving voltage of the high breakdown voltage MISFET QH can be set higher than the driving voltage of the low breakdown voltage MISFET QL.
- the depth position of the bottom surface of the n ⁇ type semiconductor region 11 c can be set deeper than the depth position of the bottom surface of the n ⁇ type semiconductor region 11 d .
- the depth position of the bottom surface of the n + type semiconductor region 12 c can be set substantially equal to the depth position of the bottom surface of the n + type semiconductor region 12 d .
- the depth position of the bottom surface of the n + type semiconductor region 12 c is shallower than the depth position of the bottom surface of the n ⁇ type semiconductor region 11 c .
- the depth position of the bottom surface of the n + type semiconductor region 12 d is deeper than the depth position of the bottom surface of the n ⁇ type semiconductor region 11 d.
- an insulation film 14 is formed in such a manner as to cover the cap insulation film.
- CP 2 the gate insulation film GIm, the memory gate electrode MG, the gate electrode GEH, the gate electrode GEL, and the sidewall spacers SW.
- the insulation film 14 is formed of, for example, a silicon nitride film.
- the interlayer insulation film 15 is formed of a single film of a silicon oxide film, a lamination film of a silicon nitride film and a silicon oxide film, or the like. The top surface of the interlayer insulation film 15 is planarized.
- each contact hole CNT there is embedded a conductive plug PG as a conductor part.
- the plug PG is formed of a thin barrier conductor film formed at the bottom, and over the sidewall, namely, over the side surface of the contact hole CNT, and a main conductor film formed over the barrier conductor film in such a manner as to fill the contact hole CNT.
- the barrier conductor film and the main conductor film forming the plug PG are integrally shown.
- the barrier conductor film forming the plug PG can be set to be, for example, a titanium (Ti) film, a titanium nitride (TiN) film, or a lamination film thereof.
- the main conductor film forming the plug PG can be set to be a tungsten (W) film.
- the contact holes CNT and the plugs PG embedded therein are formed over the n + type semiconductor regions 12 a , 12 b , 12 c , and 12 d , over the control gate electrode CG, over the memory gate electrode MG, over the gate electrode GEH, over the gate electrode GEL, and the like.
- At the bottom of each contact hole CNT there are exposed, for example, a part of the metal silicide layer 13 over the surface of each of the n + type semiconductor regions 12 a , 12 b , 12 c , and 12 d , a part of the metal silicide layer 13 over the surface of the control gate electrode CG, or a part of the metal silicide layer 13 over the surface of the memory gate electrode MG.
- FIG. 1 shows a cross section in which a part of the metal silicide layer 13 over the surface of each of the n + type semiconductor regions 12 b , 12 c , and 12 d is exposed at the bottom of each contact hole CNT, and is electrically coupled with the plug PG filling the contact hole CNT.
- a damascene wire as an embedded wire including, for example, copper (Cu) as a main conductive material
- a damascene wire as an embedded wire including, for example, copper (Cu) as a main conductive material
- a first layer wire Over the interlayer insulation film 15 filled with the plug PG, as a damascene wire as an embedded wire including, for example, copper (Cu) as a main conductive material, there is formed a first layer wire.
- overlying layer wires are also formed as damascene wires, but herein, are not shown and are not described.
- the first layer wire and wires at layers thereabove are not limited to damascene wires, can also be formed by patterning a wiring conductive film, and can be set to be, for example, a tungsten (W) wire or an aluminum (AL) wire.
- FIG. 3 is a table showing one example of the conditions for application of a voltage to each site of the memory cell at the times of “write”, “erase”, and “read”.
- the injection of electrons into the silicon nitride film 8 b which is the charge accumulation part in the insulation film 8 of the memory transistor is defined as “write”.
- the injection of holes, namely, positive holes is defined as “erase”.
- the power supply voltage Vdd is set at 1.5 V.
- hot electron writing referred to as a so-called source side injection: SSI method.
- SSI method source side injection
- a voltage as shown in the row of “write” of FIG. 3 is applied to each site of the memory cell MC 1 for performing write.
- electrons are injected into the silicon nitride film 8 b in the gate insulation film GIm of the memory cell MC 1 .
- Hot electrons are generated mainly in the channel region at a portion thereof situated under the memory gate electrode MG via the gate insulation film GIm, and are injected into the silicon nitride film 8 b which is the charge accumulation part in the gate insulation film GIm.
- the injected hot electrons are trapped by the trap level in the silicon nitride film 8 b in the gate insulation film GIm.
- Vth threshold voltage
- a hot hole injection erasing method by a band-to-band tunneling: BTBT phenomenon there can be used a hot hole injection erasing method by a band-to-band tunneling: BTBT phenomenon.
- BTBT phenomenon a hot hole injection erasing method by a band-to-band tunneling: BTBT phenomenon.
- the holes namely, positive holes generated by the BTBT phenomenon into the charge accumulation part, namely, the silicon nitride film 8 b in the gate insulation film GIm
- erase is performed.
- such a voltage as shown in the row of “erase” of FIG. 3 is applied to each site of the memory cell MC 1 for performing erase.
- holes are generated by a BTBT phenomenon, and accelerated under an electric field.
- the holes are injected into the silicon nitride film 8 b in the gate insulation film GIm of the memory cell MC 1 .
- the threshold voltage of the memory transistor is reduced.
- the erasing method there can also be used an erasing method by hole injection using a direct tunneling phenomenon.
- a direct tunneling phenomenon holes are injected into the charge accumulation part, namely, the silicon nitride film 8 b in the gate insulation film GIm, thereby to perform erase.
- the voltage Vmg to be applied to the memory gate electrode MG is set at, for example, a positive voltage of 12 V
- the voltage Vb to be applied to the p type well PW 1 is set at, for example, 0 V.
- Such a voltage as shown in the row of “read” of FIG. 3 is applied to each site of the memory cell MC 1 for performing read.
- the voltage Vmg to be applied to the memory gate electrode MG for read is set at a value between the threshold voltage of the memory transistor in the write state and the threshold voltage of the memory transistor in the erase state. As a result, it is possible to discriminate between the write state and the erase state.
- FIGS. 4 and 5 are each a process flowchart showing some of the manufacturing steps of the semiconductor device of First Embodiment.
- FIGS. 6 to 20 are each an essential part cross sectional view of the semiconductor device of First Embodiment during a manufacturing step.
- Each cross sectional view of FIGS. 6 to 20 shows an essential part cross sectional view of the memory cell region 1 A, and the peripheral circuit regions 1 B and 1 C, and shows the manner in which a memory cell MC 1 is formed in the memory cell region 1 A, a MISFET QH is formed in the peripheral circuit region 1 B, and a MISFET QL is formed in the peripheral circuit region 1 C.
- the memory cell region 1 A and the peripheral circuit region 1 B are not required to be adjacent to each other.
- the memory cell region 1 A and the peripheral circuit region 1 C are not required to be adjacent to each other.
- the peripheral circuit region 1 B and the peripheral circuit region 1 C are not required to be adjacent to each other.
- the peripheral circuit region 1 B is shown adjacent to the memory cell region 1 A
- the peripheral circuit region 1 C is shown adjacent to the peripheral circuit region 1 B.
- n channel type control transistor CT and memory transistor MT are formed in the memory cell region 1 A.
- the conductivity type can also be reversed to form p channel type control transistor CT and memory transistor MT in the memory cell region 1 A.
- the conductivity type can also be reversed to form a p channel type MISFET QH in the peripheral circuit region 1 B.
- a CMISFET Complementary MISFET
- the conductivity type can also be reversed to form a p channel type MISFET QL in the peripheral circuit region 1 C.
- a CMISFET and the like can also be formed in the peripheral circuit region 1 C.
- a semiconductor substrate 1 as a semiconductor wafer formed of, for example, a p type single crystal silicon having a specific resistance of about 1 to 10 ⁇ cm (Step S 1 of FIG. 4 ).
- the element isolation film 2 serves as an element isolation region IR 1 for defining an active region AR 1 in the memory cell region 1 A at the main surface 1 a of the semiconductor substrate 1 . Further, the element isolation film 2 serves as an element isolation region IR 2 for defining an active region AR 2 in the peripheral circuit region 1 B at the main surface 1 a of the semiconductor substrate 1 , and serves as an element isolation region IR 3 for defining an active region AR 3 in the peripheral circuit region 1 C at the main surface 1 a of the semiconductor substrate 1 .
- the element isolation film 2 is formed of an insulator such as silicon oxide, and can be formed by, for example, a STI (Shallow Trench Isolation) method or a LOCOS (Local Oxidization of Silicon) method.
- a STI Silicon Trench Isolation
- LOCOS Local Oxidization of Silicon
- a p type well PW 1 is formed in the active region AR 1 (Step S 3 of FIG. 4 ).
- the p type well PW 1 can be formed by doping a p type impurity such as boron (B) into the semiconductor substrate 1 by an ion implantation method or the like.
- the p type well PW 1 is formed to a prescribed depth from the main surface 1 a of the semiconductor substrate 1 .
- the natural oxide film at the surface of the semiconductor substrate 1 is removed, and the surface of the semiconductor substrate 1 is cleaned.
- the surface of the semiconductor substrate 1 is purified.
- the surface of the semiconductor substrate 1 is exposed, and the surface of the p type well PW 1 is exposed in the memory cell region 1 A.
- Step S 4 first, as shown in FIG. 6 , in the memory cell region 1 A, and the peripheral circuit regions 1 B and 1 C, the insulation film 3 is formed over the main surface 1 a of the semiconductor substrate 1 .
- the insulation film 3 a portion formed in the memory cell region 1 A is referred to as an insulation film 3 a ; a portion formed in the peripheral circuit region 1 B is referred to as an insulation film 3 b ; and a portion formed in the peripheral circuit region 1 C is referred to as an insulation film 3 c .
- the insulation film 3 b is formed at the same layer as the insulation film 3 a
- the insulation film 3 c is formed at the same layer as the insulation film 3 a .
- the insulation film 3 a is an insulation film for the gate insulation film GIt (see FIG. 7 described later) of the memory cell MC 1 . Further, the insulation film 3 a is formed over the p type well PW 1 .
- the insulation film 3 b is formed integrally with the insulation film 3 a
- the insulation film 3 c is formed integrally with the insulation film 3 a
- the insulation film 3 b may be formed apart from the insulation film 3 a
- the insulation film 3 c may be formed apart from the insulation film 3 a.
- the insulation film 3 a there can be used a silicon oxide film, a silicon nitride film, or a silicon oxynitride film, or a High-k film, namely, a high dielectric constant film.
- the material usable as the insulation film 3 are as described previously as the insulation film 3 a .
- the insulation film 3 c can be formed using a thermal oxidation method, a sputtering method, an Atomic Layer Deposition: ALD method, a Chemical Vapor Deposition: CVD method, or the like.
- Step S 4 then, as shown in FIG. 6 , in the memory cell region 1 A, and the peripheral circuit regions 1 B and 1 C, over the insulation film 3 , there is formed a conductive film 4 .
- a portion formed in the memory cell region 1 A is referred to as a conductive film 4 a ; a portion formed in the peripheral circuit region 1 B is referred to as a conductive film 4 b ; and a portion formed in the peripheral circuit region 1 C is referred to as a conductive film 4 c .
- the conductive film 4 b is formed at the same layer as the conductive film 4 a
- the conductive film 4 c is formed at the same layer as the conductive film 4 a .
- the conductive film 4 a is a conductive film for the control gate electrode CG (see FIG. 7 described later) of the memory cell MC 1 .
- the conductive film 4 b is formed integrally with the conductive film 4 a
- the conductive film 4 c is formed integrally with the conductive film 4 a
- the conductive film 4 b may be formed apart from the conductive film 4 a
- the conductive film 4 c may be formed apart from the conductive film 4 a.
- the conductive film 4 is formed of a polycrystal silicon film, namely, a polysilicon film.
- a conductive film 4 can be formed using a CVD method, or the like.
- the film thickness of the conductive film 4 can be set at a thickness enough to cover the insulation film 3 .
- the conductive film 4 it is preferable to use a film reduced in resistivity by being doped with an n type impurity such as phosphorus (P) or arsenic (As), or a p type impurity such as boron (B).
- the impurity can be doped during the deposition, or after the deposition of the conductive film 4 .
- the impurity is doped during the deposition of the conductive film 4 , by allowing the gas for deposition of the conductive film 4 to contain a doping gas, it is possible to deposit the conductive film. 4 doped with the impurity.
- the impurity when the impurity is doped, after the deposition of a silicon film after depositing a silicon film without doping an impurity intentionally, the silicon film is doped with an impurity by an ion implantation method or the like. As a result, it is possible to form a conductive film 4 doped with an impurity.
- Step S 5 first, as shown in FIG. 6 , in the memory cell region 1 A, and the peripheral circuit regions 1 B and 1 C, over the conductive film 4 , there is formed an insulation film 5 .
- the insulation film 5 is an insulation film for a cap insulation film CP 1 (see FIG. 7 described later).
- the insulation film 5 formed of a silicon oxide film can also be formed using a CVD method in place of thermally oxidizing the surface of the conductive film 4 formed of a silicon film.
- insulation films formed of other materials can also be used in place of a silicon oxide film.
- the insulation film 6 can also be formed directly on the conductive film 4 .
- Step S 5 then, as shown in FIG. 6 , in the memory cell region 1 A, and the peripheral circuit regions 1 B and 1 C, over the insulation film 5 , there is formed the insulation film 6 .
- the insulation film 6 formed of, for example, a silicon nitride film can be formed using, for example, a CVD method.
- Step S 6 of FIG. 4 the insulation film 6 , the insulation film 5 , and the conductive film 4 are patterned.
- the insulation film 6 , the insulation film 5 , and the conductive film 4 are patterned.
- the insulation film 6 there is formed a resist film. Then, of the memory cell region 1 A, in a region other than the region in which the control gate electrode CG is to be formed, there is formed an opening penetrating through the resist film, and reaching the insulation film 6 . This results in the formation of a resist pattern formed of a resist film including an opening formed therein. At this step, the insulation film 6 at a portion thereof arranged in a region in which the control gate electrode CG is to be formed in the memory cell region 1 A, and the insulation film 6 at a portion thereof arranged in the peripheral circuit regions 1 B and 1 C are covered with the resist film.
- the insulation film 6 , the insulation film 5 , and the conductive film 4 are etched and patterned by, for example, dry etching.
- the control gate electrode CG formed of the conductive film 4 a
- a gate insulation film GIt formed of the insulation film 3 a between the control gate electrode CG and the p type well PW 1 of the semiconductor substrate 1 .
- the control gate electrode CG is formed over the p type well PW 1 of the semiconductor substrate 1 via the gate insulation film GIt in the memory cell region 1 A.
- a cap insulation film CP 1 formed of the insulation film 5 at a portion thereof formed over the control gate electrode CG.
- a cap insulation film CP 2 formed of the insulation film 6 at a portion thereof formed over the control gate electrode CG via the cap insulation film CP 1 .
- the insulation film 6 , the insulation film 5 , and the conductive film 4 are left.
- the conductive film 4 b is left.
- the conductive film 4 c is left. Then, the resist pattern, namely, the resist film is removed.
- the insulation film 3 a at a portion thereof not covered with the control gate electrode CG can be removed by being subjected to dry etching of Step S 6 , or by being subjected to wet etching after dry etching of Step S 6 . Then, in a portion of the memory cell region 1 A in which the control gate electrode CG is not formed, there is exposed the p type well PW 1 of the semiconductor substrate 1 .
- Step S 6 after forming the control gate electrode CG and the cap insulation film CP 1 , using the cap insulation film CP 1 and the control gate electrode CG as a mask, the p type well PW 1 may be doped with an n type impurity by an ion implantation method.
- a resist film (not shown) is formed in such a manner as to cover the cap insulation film CP 2 and the control gate electrode CG.
- a resist film (not shown) is formed in such a manner as to cover the insulation film 6 at a portion thereof left in the peripheral circuit regions 1 B and 1 C, and the conductive film 4 at a portion thereof left in the peripheral circuit regions 1 B and 1 C, namely, the conductive films 4 b and 4 c , respectively.
- the resist film is subjected to pattern exposure, followed by development. As a result, the resist film is patterned. Thus, the resist film is removed in the peripheral circuit regions 1 B and 1 C, and the resist film is left in the memory cell region 1 A. This results in the formation of a resist pattern formed of the resist film at a portion thereof left in the memory cell region 1 A.
- the insulation film 6 is etched and removed by, for example, dry etching. As a result, as shown in FIG. 8 , the insulation film 6 at a portion thereof left in the peripheral circuit regions 1 B and 1 C can be fully removed. Then, the resist film at a portion thereof left in the memory cell region 1 A, namely, the resist pattern is removed.
- the film thickness of the insulation film 5 is smaller than the film thickness of the insulation film 6 .
- the insulation film 6 at a portion thereof left in the peripheral circuit regions 1 B and 1 C is etched and removed, the insulation film 5 at a portion thereof left in the peripheral circuit regions 1 B and 1 C is also removed.
- Step S 8 of FIG. 4 there are formed an insulation film 8 and a conductive film 9 (Step S 8 of FIG. 4 ).
- Step S 8 first, as shown in FIG. 9 , in the memory cell region 1 A, and the peripheral circuit regions 1 B and 1 C, at the main surface 1 a of the semiconductor substrate 1 , there is formed an insulation film 8 for the gate insulation film GIm of a memory transistor MT (see FIG. 11 described later).
- the insulation film 8 is formed at the exposed portions of the main surface 1 a of the semiconductor substrate 1 , the side surface of the control gate electrode CG, and the top surface and the side surface of the cap insulation film CP 2 .
- the insulation film 8 is formed at the top surface and the side surface of the conductive film 4 at a portion thereof left in the peripheral circuit regions 1 B and 1 C.
- the insulation film 8 is formed in such a manner as to cover the main surface 1 a of the semiconductor substrate 1 , the side surface of the control gate electrode CG, the surface of the cap insulation film CP 2 , and the surface of the conductive film 4 at a portion thereof left in the peripheral circuit regions 1 B and 1 C.
- the insulation film 8 is, as described previously, an insulation film having a charge accumulation part in the inside thereof, and is formed of a lamination film of a silicon oxide film 8 a , a silicon nitride film 8 b , and a silicon oxide film 8 c stacked sequentially from the bottom as insulation films.
- the silicon oxide film 8 a can be formed at a temperature of, for example, about 900° C. by a thermal oxidation method, an ISSG oxidation method, or the like. Then, a nitriding treatment may be carried out at a temperature as high as, for example, about 1025° C.
- the silicon nitride film 8 b can be formed by, for example, a CVD method.
- the silicon oxide film 8 c can be formed by, for example, a CVD method.
- the silicon oxide film 8 a is formed by, for example, a thermal oxidation method or an ISSG oxidation method.
- the thickness of the silicon oxide film 8 a can be set at, for example, about 4 nm.
- the silicon oxide film 8 a can also be formed by an ALD method.
- silicon oxide is grown at the exposed portions of the main surface 1 a of the semiconductor substrate 1 , the side surface of the control gate electrode CG, the top surface and the side surface of the cap insulation film CP 2 , and the top surface and the side surface of the conductive film 4 at a portion thereof left in the peripheral circuit regions 1 B and 1 C.
- the exposed portions of the main surface 1 a of the semiconductor substrate 1 , the side surface of the control gate electrode CG, the top surface and the side surface of the cap insulation film CP 2 , and the top surface and the side surface of the conductive film 4 at a portion thereof left in the peripheral circuit regions 1 B and 1 C are covered with an oxide film.
- the silicon nitride film 8 b is formed by, for example, a CVD method.
- the silicon oxide film 8 c is formed by, for example, a CVD method or a thermal oxidation method, or both thereof. As a result, it is possible to form the insulation film 8 formed of a lamination film of the silicon oxide film 8 a , the silicon nitride film 8 b , and the silicon oxide film 8 c.
- the insulation film 8 formed in the memory cell region 1 A functions as the gate insulation film of the memory gate electrode MG (see FIG. 10 described later), and has an electrical charge holding function.
- the insulation film 8 has a structure in which the silicon nitride film 8 b as a charge accumulation part is interposed between the silicon oxide film 8 a and the silicon oxide film 8 c as charge block layers. Then, each potential barrier height of the charge block layers formed of silicon oxide films 8 a and 8 c is higher than the potential barrier height of the charge accumulation part formed of the silicon nitride film 8 b.
- the silicon nitride film 8 b is used as an insulation film having a trap level.
- Use of the silicon nitride film 8 b is preferable in terms of reliability.
- the insulation film having a trap level is not limited to a silicon nitride film.
- a high dielectric constant film having a higher dielectric constant than that of a silicon nitride film such as an aluminum oxide (alumina) film, a hafnium oxide film, or a tantalum oxide film.
- the conductive film 4 at a portion thereof left in the peripheral circuit regions 1 B and 1 C is removed.
- the peripheral circuit region 1 B there is formed a p type well PW 2 (see FIG. 13 described later).
- the peripheral circuit region 1 C there is formed a p type well PW 3 (see FIG. 13 described later).
- a high temperature treatment at, for example, about 1025° C. is performed.
- the n type impurity doped into the p type well PW 2 or PW 3 can be prevented from being diffused at high temperatures when the insulation film 8 is formed. Then, it is possible to prevent a change in impurity concentration distribution in the p type well PW 2 , or the impurity concentration distribution in the p type well PW 3 .
- Step S 8 then, as shown in FIG. 9 , in the memory cell region 1 A, and the peripheral circuit regions 1 B and 1 C, over the insulation film 8 , there is formed a conductive film 9 .
- the conductive film 9 is formed of, for example, a polycrystal silicon film, namely, a polysilicon film.
- a conductive film 9 can be formed using a CVD method, or the like.
- the following is also possible: for deposition, the conductive film 9 is deposited as an amorphous silicon film; then, by a subsequent heat treatment, the amorphous silicon film is turned into a polycrystal silicon film.
- the conductive film. 9 it is preferable to use a film reduced in resistivity by being doped with an n type impurity such as phosphorus (P) or arsenic (As), or a p type impurity such as boron (B).
- the impurity can be doped during the deposition, or after the deposition of the conductive film 9 .
- the conductive film 9 can be doped with an impurity by ion implantation after the deposition of the conductive film 9
- the conductive film 9 can also be doped with an impurity during the deposition of the conductive film 9 .
- the impurity is doped during the deposition of the conductive film 9 , by allowing the gas for deposition of the conductive film 9 to contain a doping gas, it is possible to deposit the conductive film 9 doped with the impurity.
- Step S 9 of FIG. 4 the conductive film 9 is etched back, thereby to form a memory gate electrode MG.
- the conductive film 9 is etched back by the film thickness of the conductive film 9 .
- the conductive film 9 is left in a sidewall spacer shape via the insulation film 8 over the sidewalls, namely, over the side surfaces on the opposite sides of the control gate electrode CG, and the conductive film 9 in other regions is removed.
- a memory gate electrode MG formed of the conductive film 9 left in a sidewall spacer shape via the insulation film 8 over the sidewall of the control gate electrode CG on a first side, namely, on the side on which the memory gate electrode MG adjacent to the control gate electrode CG is arranged, of the sidewalls on the opposite sides of the control gate electrode CG.
- the memory gate electrode MG is formed over the insulation film 8 in such a manner as to be adjacent to the control gate electrode CG via the insulation film 8 .
- the memory gate electrode MG and the spacer SP 1 are formed over the sidewalls on the mutually opposite sides of the control gate electrode CG, and have a substantially symmetric structure across the control gate electrode CG.
- a cap insulation film CP 2 is formed via the cap insulation film CP 1 . Therefore, the memory gate electrode MG is formed of the conductive film 9 left in a sidewall spacer shape over the sidewall of the cap insulation film CP 2 on the first side via the insulation film 8 . Whereas, the spacer SP 1 is formed of the conductive film 9 left in a sidewall spacer shape via the insulation film 8 over the sidewall of the cap insulation film CP 2 opposite to the first side thereof.
- each spacer SP 1 is also formed of the conductive film 9 left in a sidewall spacer shape via the insulation film 8 .
- the insulation film 8 is interposed between the memory gate electrode MG formed in Step S 9 and the p type well PW 1 of the semiconductor substrate 1 , and between the memory gate electrode MG and the control gate electrode CG.
- the memory gate electrode MG is formed of the conductive film 9 in contact with the insulation film 8 .
- portions of the insulation film 8 not covered with any of the memory gate electrode MG and the spacer SP 1 namely, portions of the insulation film 8 not covered with any of the memory gate electrode MG and the spacer SP 1 are exposed.
- the insulation film 8 under the memory gate electrode MG in the memory cell region 1 A serves as the gate insulation film GIm of the memory transistor MT (see FIG. 11 described later). Further, by adjusting the film thickness of the conductive film 9 formed in Step S 8 , it is possible to adjust the memory gate length.
- Step S 10 first, using photolithography, such a resist pattern (not shown) as to cover the memory gate electrode MG, and to expose the spacer SP 1 is formed over the semiconductor substrate 1 . Then, by dry etching using the formed resist pattern as an etching mask, the spacer SP 1 is removed. On the other hand, the memory gate electrode MG has been covered with a resist pattern, and hence is left without being etched. Then, the resist pattern is removed.
- Step S 10 the insulation film 8 at portions thereof not covered with the memory gate electrode MG is removed by etching such as wet etching.
- the insulation film 8 situated between the memory gate electrode MG and the p type well PW 1 , and between the memory gate electrode MG and the control gate electrode CG is left without being removed.
- the insulation film 8 in other regions is removed.
- etching can also be performed so that, of the insulation film 8 , the silicon oxide film 8 c and the silicon nitride film 8 b are removed, and the silicon oxide film 8 a is left without being removed.
- Step S 11 first, in the memory cell region 1 A, and the peripheral circuit regions 1 B and 10 , an insulation film 21 is formed at the main surface 1 a of the semiconductor substrate 1 .
- the insulation film 21 is formed in the memory cell region 1 A in such a manner as to cover the exposed portions of the main surface 1 a of the semiconductor substrate 1 , the control gate electrode CG, the cap insulation film CP 2 , and the memory gate electrode MG. Further, the insulation film 21 is formed in such a manner as to cover the conductive film 4 at a portion thereof left in the peripheral circuit region 1 B, namely, the conductive film 4 b , and the conductive film 4 at a portion thereof left in the peripheral circuit region 1 C, namely, the conductive film 4 c.
- the insulation film 21 formed of a silicon oxide film is formed by a CVD method.
- the exposed portions of the main surface 1 a of the semiconductor substrate 1 , the side surface of the control gate electrode CG, the top surface and the side surface of the cap insulation film CP 2 , the surface of the memory gate electrode MG, and the top surface and the side surface of the conductive film 4 at a portion thereof left in the peripheral circuit regions 1 B and 1 C are covered with an oxide film.
- the insulation film 21 formed of a silicon oxide film can also be formed by an ALD method.
- the exposed portions of the main surface 1 a of the semiconductor substrate 1 , the side surface of the control gate electrode CG, the top surface and the side surface of the cap insulation film CP 2 , the surface of the memory gate electrode MG, and the top surface and the side surface of the conductive film 4 at a portion thereof left in the peripheral circuit regions 1 B and 1 C are heat treated under an oxidizing atmosphere.
- the exposed portions of the main surface 1 a of the semiconductor substrate 1 , the side surface of the control gate electrode CG, the top surface and the side surface of the cap insulation film CP 2 , the surface of the memory gate electrode MG, and the top surface and the side surface of the conductive film 4 at a portion thereof left in the peripheral circuit regions 1 B and 1 C are oxidized.
- Step S 11 then, in the memory cell region 1 A, and the peripheral circuit regions 1 B and 1 C, over the insulation film 21 , there is formed an insulation film 22 .
- the insulation film 22 formed of, for example, a silicon nitride film is formed using, for example, a CVD method.
- Step S 12 first, in the memory cell region 1 A, a resist film (not shown) is formed in such a manner as to cover the cap insulation film CP 2 and the control gate electrode CG via the insulation film 21 and the insulation film 22 .
- a resist film (not shown) is formed in such a manner as to cover the conductive film 4 at a portion thereof left in the peripheral circuit regions 1 B and 1 C via the insulation film 21 and insulation film 22 .
- the resist film is subjected to pattern exposure, followed by development. As a result, the resist film is patterned. Thus, the resist film is removed in the peripheral circuit regions 1 B and 1 C, and the resist film is left in the memory cell region 1 A. This results in the formation of a resist film formed of the resist film at a portion thereof left in the memory cell region 1 A.
- the insulation film 22 , the insulation film 21 , and the conductive film 4 are etched and removed by, for example, dry etching.
- the conductive film 4 at a portion thereof left in the peripheral circuit regions 1 B and 1 C can be fully removed. Namely, in the peripheral circuit region 1 B, the conductive film 4 b can be removed, and in the peripheral circuit region 1 C, the conductive film 4 c can be removed. Then, the resist film at a portion thereof left in the memory cell region 1 A, namely, the resist pattern is removed.
- Step S 11 and Step S 12 are performed, thereby to leave the insulation film 21 and the insulation film 22 in the memory cell region 1 A.
- the following can be prevented or inhibited: in the steps subsequent to Step S 12 (Step S 13 to Step S 16 ), for example, when the insulation film 23 is formed, the upper layer part of the p type well PW 1 situated at a portion thereof adjacent to the control gate electrode CG or the memory gate electrode MG is oxidized to form a gate bird's beak.
- Step S 13 to Step S 16 the following can be prevented or inhibited: in the steps subsequent to Step S 12 (Step S 13 to Step S 16 ), for example, when the insulation film 23 is formed, the surface of the control gate electrode CG or the memory gate electrode MG is oxidized, so that, for example, the gate length varies. Therefore, it is possible to prevent or inhibit the deterioration of the characteristics of the nonvolatile memory. This can improve the performances of the semiconductor device having a nonvolatile memory.
- the step of removing the conductive films 4 b and 4 c in Step S 12 can be performed, for example, at any time after Step S 6 and before Step S 12 .
- the conductive films 4 b and 4 c in Step S 12 namely, immediately before Step S 13 described later, it is possible to protect the main surface 1 a of the semiconductor substrate 1 at portions thereof at which the p type wells PW 2 and PW 3 are formed.
- the p type well PW 2 is formed in the active region AR 2
- the p type well PW 3 is formed in the active region AR 3 (Step S 13 of FIG. 5 ).
- the p type well PW 2 and the p type well PW 3 can be formed in the same manner as with the p type well PW 1 by doping a p type impurity such as boron (B) into the semiconductor substrate 1 by an ion implantation method or the like.
- the p type well PW 2 and the p type well PW 3 are formed to a prescribed depth from the main surface 1 a of the semiconductor substrate 1 .
- the p type impurity concentration in the p type well PW 2 is lower than the p type impurity concentration in the p type well PW 3 .
- the driving voltage of the high breakdown voltage MISFET QH (see FIG. 19 described later) can be set higher than the driving voltage of the low breakdown voltage MISFET QL (see FIG. 19 described later).
- the natural oxide film over the surface of the semiconductor substrate 1 is removed.
- the surface of the semiconductor substrate 1 is cleaned, and thereby, the surface of the semiconductor substrate 1 is purified.
- the surface of the semiconductor substrate 1 namely, the surfaces of the p type wells PW 2 and PW 3 are exposed.
- Step S 14 first, as shown in FIG. 14 , in the memory cell region 1 A, and the peripheral circuit regions 1 B and 1 C, the insulation film 23 is formed over the main surface 1 a of the semiconductor substrate 1 .
- the insulation film 23 a portion formed in the memory cell region 1 A is referred to as an insulation film 23 a ; a portion formed in the peripheral circuit region 1 B is referred to as an insulation film 23 b ; and a portion formed in the peripheral circuit region 1 C is referred to as an insulation film 23 c .
- the insulation film 23 b is formed at the same layer as the insulation film 23 a
- the insulation film 23 c is formed at the same layer as the insulation film 23 a .
- the insulation film 23 b is an insulation film for a gate insulation film GIH (see FIG. 16 described later) of a MISFET QH (see FIG. 19 described later).
- the insulation film 23 c is an insulation film for a gate insulation film GIL (see FIG. 16 described later) of a MISFET QL (see FIG. 19 described later). Further, the insulation film 23 b is formed over the p type well PW 2 , and the insulation film 23 c is formed over the p type well PW 3 .
- the insulation film 23 b is formed integrally with the insulation film 23 a .
- the insulation film 23 c is formed integrally with the insulation film 23 a .
- the insulation film 23 b may be formed apart from the insulation film 23 a .
- the insulation film 23 c may be formed apart from the insulation film 23 a.
- the insulation film 23 there can be used a silicon oxide film, a silicon nitride film, or a silicon oxynitride film, or a High-k film, namely, a high dielectric constant film.
- the material usable as the insulation film 23 are as described previously as the insulation film 23 b .
- the insulation film 23 can be formed using a thermal oxidation method, a sputtering method, an ALD method, a CVD method, or the like.
- the MISFET QH (see FIG. 19 described later) formed in the peripheral circuit region 1 B is a high breakdown voltage MISFET.
- the MISFET QL (see FIG. 19 described later) formed in the peripheral circuit region 1 C is a low breakdown voltage MISFET. Accordingly, preferably, the film thickness TIb of the insulation film 23 b for the gate insulation film GIH (see FIG. 16 described later) is larger than the film thickness TIc of the insulation film 23 c for the gate insulation film GIL (see FIG. 16 described later).
- the insulation film 23 b is formed of a lamination film of the insulation film formed by oxidizing the upper surface of the p type well PW 2 , and the insulation film formed by, for example, a CVD method.
- the insulation film 23 c is formed of the insulation film formed by oxidizing the upper surface of the p type well PW 3 .
- the film thickness TIb of the insulation film 23 b can be set larger than the film thickness TIc of the insulation film 23 c.
- Step S 14 then, as shown in FIG. 14 , in the memory cell region 1 A, and the peripheral circuit regions 1 B and 1 C, a conductive film 24 is formed over the insulation film 23 .
- a conductive film 24 a a portion formed in the memory cell region 1 A is referred to as a conductive film 24 a ; a portion formed in the peripheral circuit region 1 B is referred to as a conductive film 24 b ; and a portion formed in the peripheral circuit region 1 C is referred to as a conductive film 24 c .
- the conductive film 24 b is formed at the same layer as the conductive film 24 a
- the conductive film 24 c is formed at the same layer as the conductive film 24 a .
- the conductive film 24 b is a conductive film for a gate electrode GEH (see FIG. 16 described later) of a MISFET QH (see FIG. 19 described later).
- the conductive film 24 c is a conductive film for a gate electrode GEL (see FIG. 16 described later) of a MISFET QL (see FIG. 19 described later).
- the conductive film 24 b is formed integrally with the conductive film. 24 a .
- the conductive film 24 c is formed integrally with the conductive film 24 a .
- the conductive film 24 b may be formed apart from the conductive film 24 a .
- the conductive film 24 c may be formed apart from the conductive film 24 a.
- the conductive film 24 is formed of a polycrystal silicon film, namely, a polysilicon film.
- a conductive film 24 can be formed using a CVD method, or the like.
- the film thickness of the conductive film 24 can be set at a thickness enough to cover the insulation film 23 .
- the conductive film 24 it is preferable to use a film reduced in resistivity by being doped with an n type impurity such as phosphorus (P) or arsenic (As), or a p type impurity such as boron (B).
- the impurity can be doped during the deposition, or after the deposition of the conductive film 24 .
- the impurity is doped during the deposition of the conductive film 24 , by allowing the gas for deposition of the conductive film 24 to contain a doping gas, it is possible to deposit the conductive film 24 doped with the impurity.
- the impurity is doped after the deposition of a silicon film
- the silicon film is doped with an impurity by an ion implantation method or the like.
- the film thickness TEc of the conductive film 24 c can be set equal to the film thickness TEb of the conductive film 24 b .
- Each of the film thickness TEb of the conductive film 24 b and the film thickness TEc of the conductive film 24 c can be set different from the film thickness TG of the control gate electrode CG.
- Step S 15 of FIG. 5 there is removed the conductive film 24 (Step S 15 of FIG. 5 ).
- Step S 15 first, in the memory cell region 1 A, and the peripheral circuit regions 1 B and 1 C, a resist film (not shown) is formed in such a manner as to cover the conductive film 24 . Then, the resist film is subjected to pattern exposure, followed by development. As a result, the resist film is patterned. Thus, the resist film is removed in the memory cell region 1 A, and the resist film is left in the peripheral circuit regions 1 B and 1 C. This results in the formation of a resist pattern formed of the resist film at a portion thereof left in the peripheral circuit regions 1 B and 1 C.
- the conductive film 24 is etched and removed by, for example, dry etching.
- the conductive film 24 at a portion thereof left in the memory cell region 1 A namely, the conductive film 24 a can be removed.
- the resist film at a portion thereof left in the peripheral circuit regions 1 B and 1 C, namely, the resist pattern is removed.
- Step S 15 when the conductive film 24 is removed in the memory cell region 1 A, the insulation film 23 may be removed together with the conductive film 24 in the memory cell region 1 A.
- Step S 15 when the conductive film 24 and the insulation film 23 are removed in the memory cell region 1 A, the insulation film 22 and the insulation film 21 at portions thereof left in the memory cell region 1 A may be removed.
- insulation films corresponding to the insulation film 21 and the insulation film 22 are formed again in the memory cell region 1 A.
- Step S 16 of FIG. 5 the conductive film 24 is patterned.
- the conductive film 24 is patterned.
- the conductive film 24 b at a portion thereof arranged in the region in which the gate electrode GEH is to be formed of the peripheral circuit region 1 B, and the conductive film 24 c at a portion thereof arranged in a region in which the gate electrode GEL is to be formed of the peripheral circuit region 1 C are covered with the resist film.
- the insulation film 22 at a portion thereof left in the memory cell region 1 A is covered with the resist film.
- the conductive film 24 is etched and patterned by, for example, dry etching.
- the gate electrode GEH formed of the conductive film 24 b
- a gate insulation film GIH formed of the insulation film 23 b between the gate electrode GEH and the p type well PW 2 of the semiconductor substrate 1 .
- the gate electrode GEH is formed over the p type well PW 2 of the semiconductor substrate 1 via the gate insulation film GIH in the peripheral circuit region 1 B.
- the gate electrode GEL formed of the conductive film 24 c
- the gate insulation film GIL formed of the insulation film 23 c between the gate electrode GEL and the p type well PW 3 of the semiconductor substrate 1 .
- the gate electrode GEL is formed over the p type well PW 3 of the semiconductor substrate 1 via the gate insulation film GIL in the peripheral circuit region 10 .
- the memory gate electrode MG and the control gate electrode CG are covered with the resist pattern via the insulation film 21 and the insulation film 22 . For this reason, the memory gate electrode MG and the control gate electrode CG are not etched. Then, the resist pattern, namely, the resist film is removed.
- the insulation film 23 b at a portion thereof not covered with the gate electrode GEH can be removed by being subjected to dry etching of Step S 16 , or by being subjected to wet etching after dry etching of Step S 16 .
- the insulation film 23 c at a portion thereof not covered with the gate electrode GEL can be removed by being subjected to dry etching of Step S 16 , or by being subjected to wet etching after dry etching of Step S 16 .
- the film thickness TIH of the gate insulation film GIH formed of the insulation film 23 b is larger than the film thickness TIL of the gate insulation film GIL formed of the insulation film 23 c .
- the gate insulation film GIH can be allowed to serve as the gate insulation film of the high breakdown voltage MISFET QH (see FIG. 19 described later), and the gate insulation film GIL can be allowed to serve as the gate insulation film of the low breakdown voltage MISFET QL (see FIG. 19 described later).
- the film thickness TEc (see FIG. 14 ) of the conductive film 24 c can be set equal to the film thickness TEb (see FIG. 14 ) of the conductive film 24 b .
- Each of the film thickness TEb of the conductive film 24 b and the film thickness TEc of the conductive film 24 c can be set different from the film thickness TG of the control gate electrode CG. Therefore, the film thickness TEL of the gate electrode GEL formed of the conductive film 24 c can be set equal to the the film thickness TEH of the gate electrode GEH formed of the conductive film 24 b .
- Each of the film thickness TEH of the gate electrode GEH and the film thickness TEL of the gate electrode GEL can be set different from the film thickness TG of the control gate electrode CG.
- Step S 17 first, in the memory cell region 1 A, a resist film (not shown) is formed in such a manner as to cover the cap insulation film CP 2 , the control gate electrode CG, and the memory gate electrode MG via the insulation film 21 and the insulation film 22 .
- a resist film (not shown) is formed in such a manner as to cover the gate electrode GEH in the peripheral circuit region 1 B, and to cover the gate electrode GEL in the peripheral circuit region 1 C.
- the resist film is subjected to pattern exposure, followed by development. As a result, the resist film is patterned. Thus, the resist film is removed in the memory cell region 1 A, and the resist film is left in the peripheral circuit regions 1 B and 1 C. This results in the formation of a resist pattern formed of the resist film at a portion thereof left in the peripheral circuit regions 1 B and 1 C.
- the insulation film 22 and the insulation film 21 are etched and removed by, for example, dry etching.
- the insulation film 22 at a portion thereof left in the memory cell region 1 A, and the insulation film 21 at a portion thereof left in the memory cell region 1 A can be fully removed.
- the resist film at a portion thereof left in the peripheral circuit regions 1 B and 1 C, namely, the resist pattern is removed.
- n ⁇ type semiconductor regions 11 a , 11 b , 11 c , and 11 d are formed using an ion implantation method, or the like (Step S 18 of FIG. 5 ).
- an n type impurity such as arsenic (As) or phosphorus (P) is doped into the p type wells PW 1 , PW 2 , and PW 3 of the semiconductor substrate 1 using the control gate electrode CG, the memory gate electrode MG, the gate electrode GEH, and the gate electrode GEL as a mask. This results in the formation of n ⁇ type semiconductor regions 11 a , 11 b , 11 c , and 11 d.
- the n ⁇ type semiconductor region 11 a is formed in self-alignment with the side surface of the memory gate electrode MG in the memory cell region 1 A.
- the n ⁇ type semiconductor region 11 b is formed in self-alignment with the side surface of the control gate electrode CG in the memory cell region 1 A.
- the n ⁇ type semiconductor region 11 c is formed in self-alignment with the side surface of the gate electrode GEH in the peripheral circuit region 1 B.
- the n ⁇ type semiconductor region 11 d is formed in self-alignment with the side surface of the gate electrode GEL in the peripheral circuit region 1 C.
- the injection energy for forming the n ⁇ type semiconductor region 11 c with an ion implantation method is set larger than the injection energy for forming the n ⁇ type semiconductor region 11 d by an ion implantation method.
- the depth position of the bottom surface of the n ⁇ type semiconductor region 11 c can be set deeper than the depth position of the bottom surface of the n ⁇ type semiconductor region 11 d.
- the n ⁇ type semiconductor regions 11 a , 11 b , 11 c , and 11 d can also be formed by the same ion implantation step.
- sidewall spacers SW are formed over the sidewall of the control gate electrode CG, over the sidewall of the memory gate electrode MG, over the sidewall of the gate electrode GEH, and, over the sidewall of the gate electrode GEL (Step S 19 of FIG. 5 ).
- an insulation film for the sidewall spacer SW is formed.
- the formed insulation film is etched back by, for example, anisotropic etching. In this manner, the insulation film is selectively left over the sidewall of the control gate electrode CG, over the sidewall of the memory gate electrode MG, over the sidewall of the gate electrode GEH, and over the sidewall of the gate electrode GEL, thereby to form the sidewall spacers SW.
- the sidewall spacer SW is formed of an insulation film such as a silicon oxide film or a silicon nitride film, or a lamination film thereof.
- n + type semiconductor regions 12 a , 12 b , 12 c , and 12 d are formed using an ion implantation method or the like (Step S 20 of FIG. 5 ).
- an n type impurity such as arsenic (As) or phosphorus (P) is doped into the p type wells PW 1 , PW 2 , and PW 3 of the semiconductor substrate 1 , using the control gate electrode CG, the memory gate electrode MG, the gate electrode GEH, and the gate electrode GEL, and the sidewall spacers SW over their respective sidewalls as a mask. This results in the formation of the n + type semiconductor regions 12 a , 12 b , 12 c , and 12 d.
- the n + type semiconductor region 12 a is formed in self-alignment with the sidewall spacer SW over the sidewall of the memory gate electrode MG in the memory cell region 1 A.
- the n + type semiconductor region 12 b is formed in self-alignment with the sidewall spacer SW over the sidewall of the control gate electrode CG in the memory cell region 1 A.
- the n + type semiconductor regions 12 c are formed in self-alignment with the sidewall spacers SW over the opposite sidewalls of the gate electrode GEH in the peripheral circuit region 1 B.
- the type semiconductor regions 12 d are formed in self-alignment with the sidewall spacers SW over the opposite sidewalls of the gate electrode GEL in the peripheral circuit region 1 C. As a result, a LDD structure is formed.
- the injection energy for forming the n + type semiconductor regions 12 c by an ion implantation method is set substantially equal to the injection energy for forming the n + type semiconductor regions 12 d by an ion implantation method.
- the depth position of the bottom surface of each n + type semiconductor region 12 c can be set substantially equal to the depth position of the bottom surface of each n + type semiconductor region 12 d .
- the depth position of the bottom surface of each it type semiconductor region 12 c can be set shallower than the depth position of the bottom surface of each n ⁇ type semiconductor region 11 c
- the depth position of the bottom surface of each n + type semiconductor region 12 d can be set deeper than the depth position of the bottom surface of each n ⁇ type semiconductor region 11 d.
- the n ⁇ type semiconductor regions 12 a , 12 b , 12 c , and 12 d can also be formed by mutually different ion implantation steps, respectively.
- the semiconductor region MS is, in a plan view, formed in the upper layer part of the p type well PW 1 at a portion thereof situated opposite to the control gate electrode CG across the memory gate electrode MG.
- the semiconductor region MD is, in a plan view, formed in the upper layer part of the p type well PW 1 at a portion thereof situated opposite to the memory gate electrode MG across the control gate electrode CG.
- activating annealing which is a heat treatment for activating the impurities doped into the n ⁇ type semiconductor regions 11 a , 11 b , 11 c , and 11 d , the n + type semiconductor regions 12 a , 12 b , 12 c , and 12 d , and the like.
- control transistor CT and the memory transistor MT form a memory cell MC 1 as a nonvolatile memory.
- the control gate electrode CG, the gate insulation film GIt, the memory gate electrode MG, and the gate insulation film GIm form the memory cell MC 1 as a nonvolatile memory.
- the gate electrode GEH and the gate insulation film GIH form a high breakdown voltage MISFET QH
- the gate electrode GEL and the gate insulation film GIL form a low breakdown voltage MISFET QL.
- Step S 21 of FIG. 5 there are formed a metal silicide layer 13 , an insulation film 14 , and an interlayer insulation film 15 (Step S 21 of FIG. 5 ).
- Step S 21 first, as shown in FIG. 20 , there is formed the metal silicide layer 13 .
- a metal film is formed in such a manner as to cover the cap insulation film CP 2 , the gate insulation film GIm, the memory gate electrode MG, the gate electrodes GEH and GEL, and the sidewall spacers SW.
- the metal film is formed of, for example, a cobalt (Co) film, a nickel (Ni) film, or a nickel platinum alloy film, and can be formed using a sputtering method, or the like. Then, the semiconductor substrate 1 is subjected to a heat treatment.
- n + type semiconductor regions 12 a , 12 b , 12 c , and 12 d are allowed to react with the metal film. This results in the formation of the metal silicide layer 13 over each of the n + type semiconductor regions 12 a , 12 b , 12 c , and 12 d.
- the metal silicide layer 13 can be set as, for example, a cobalt silicide layer, a nickel silicide layer, or a platinum-doped nickel silicide layer. Then, the unreacted metal film is removed. By performing such a so-called salicide process, the metal silicide layer 13 can be formed over each of the n + type semiconductor regions 12 a , 12 b , 12 c , and 12 d as shown in FIG. 20 . Incidentally, the metal silicide layers 13 can also be formed over the memory gate electrode MG, over the gate electrode GEH, and over the gate electrode GEL.
- Step S 21 there is formed an insulation film 14 .
- the insulation film 14 is formed in such a manner as to cover the cap insulation film CP 2 , the gate insulation film GIm, the memory gate electrode MG, the gate electrodes GEH and GEL, and the sidewall spacers SW.
- the insulation film 14 is formed of, for example, a silicon nitride film.
- the insulation film 14 can be formed by, for example, a CVD method.
- an interlayer insulation film 15 is formed over the insulation film 14 .
- the interlayer insulation film 15 is formed of a single film of a silicon oxide film, a lamination film of a silicon nitride film and a silicon oxide film, or the like. After forming the interlayer insulation film 15 by, for example, a CVD method, the top surface of the interlayer insulation film 15 is planarized.
- Step S 22 of FIG. 5 there are formed plugs PG penetrating through the interlayer insulation film 15 (Step S 22 of FIG. 5 ).
- the interlayer insulation film 15 is dry etched.
- contact holes CNT are formed in the interlayer insulation film 15 .
- a conductive plug PG formed of tungsten (W) or the like as a conductor part.
- the plugs PG for example, over the interlayer insulation film 15 including the insides of the contact holes CNT, there is formed a barrier conductor film formed of, for example, a titanium (Ti) film, a titanium nitride (TiN) film, or a lamination film thereof. Then, over the barrier conductor film, a main conductor film formed of a tungsten (W) film, or the like is formed in such a manner as to fill the contact holes CNT. The unnecessary portions of the main conductor film and the barrier conductor film over the interlayer insulation film 15 are removed by a CMP (Chemical Mechanical Polishing) method, an etch back method, or the like. As a result, the plugs PG can be formed. Incidentally, for simplification of the drawing, the barrier conductor film and the main conductor film forming the plug PG are integrally shown.
- CMP Chemical Mechanical Polishing
- the contact holes CNT and the plugs PG embedded therein are formed over the n + type semiconductor regions 12 a , 12 b , 12 c , and 12 d , over the control gate electrode CG, over the memory gate electrode MG, over the gate electrode GEH, over the gate electrode GEL, and the like.
- At the bottom of each contact hole CNT there is exposed, for example, a part of the metal silicide layer 13 over the surface of each of the n + type semiconductor regions 12 a , 12 b , 12 c , and 12 d , a part of the metal silicide layer 13 over the surface of the control gate electrode CG, or a part of the metal silicide layer 13 over the surface of the memory gate electrode MG.
- FIG. 1 shows a cross section in which a part of the metal silicide layer 13 over each of the n + type semiconductor regions 12 b , 12 c , and 12 d is exposed at the bottom of the contact hole CNT, and electrically coupled with the plug PG filling the contact hole CNT.
- a wire including, for example, copper (Cu) as the main conductive film can be formed using, for example, a damascene technology, but a description thereon is herein omitted.
- FIG. 21 is an essential part cross sectional view of the semiconductor device of Comparative Example during a manufacturing step.
- Step S 1 and Step S 2 of FIG. 4 are performed. Then, with the method for manufacturing the semiconductor device of Comparative Example, as distinct from the manufacturing step of the semiconductor device of First Embodiment, in the step corresponding to Step S 3 of FIG. 4 , in the peripheral circuit region 1 B, a p type well PW 2 is formed in the active region AR 2 , and in the peripheral circuit region 1 C, a p type well PW 3 is formed in the active region AR 3 .
- the insulation film 8 as an ONO film is formed, as described previously, a high temperature treatment at, for example, 1025° C. is carried out. Therefore, in Comparative Example, before forming the insulation film 8 , the p type well PW 3 as a semiconductor region has already been formed in the peripheral circuit region 1 C. For this reason, the n type impurity doped into the p type well PW 3 for forming the insulation film 8 is diffused at high temperatures. This results in a change in impurity concentration distribution in the p type well PW 3 . Therefore, the threshold voltage of the MISFET QL formed in the peripheral circuit region 1 C, and the like vary. This makes it impossible to improve the performances of a semiconductor device having a nonvolatile memory.
- the control gate electrode CG formed of a conductive film 4 a .
- the insulation film 8 as an ONO film and the conductive film 9 are formed in such a manner as to cover the control gate electrode CG.
- the conductive film 9 is etched back.
- the conductive film 9 is left over the sidewall of the control gate electrode CG via the insulation film 8 to form the memory gate electrode MG.
- a p type well PW 3 is formed in the main surface 1 a of the semiconductor substrate 1 . Over the p type well PW 3 , there is formed a conductive film 24 .
- a gate electrode GEL formed of the conductive film 24 .
- the insulation film 8 As an ONO film, as described previously, a high temperature treatment at, for example, about 1025° C. is performed. Therefore, in accordance with the present First Embodiment, after forming the insulation film 8 , the p type well PW 3 is formed. For this reason, the n type impurity doped into the p type well PW 3 can be prevented from being diffused at high temperatures when the insulation film 8 is formed. Then, the concentration distribution of the impurity in the p type well PW 3 can be prevented from being changed. Therefore, it is possible to prevent or inhibit a variation in threshold voltage of the MISFET QL formed in the peripheral circuit region 10 , or the like. This can improve the performances of a semiconductor device having a nonvolatile memory.
- the p type well PW 3 is formed after forming the memory gate electrode MG, the p type well PW 2 is formed; and when the gate electrode GEL is formed over the p type well PW 3 , the gate electrode GEH is formed over the p type well PW 2 .
- the following may also be adopted: after forming the memory gate electrode MG, and before forming the p type well PW 3 , the p type well PW 2 is formed; and over the p type well PW 2 , there is formed the gate electrode GEH.
- FIG. 22 is an essential part cross sectional view of the semiconductor device of Second Embodiment.
- the semiconductor device has a memory cell region 1 A, and peripheral circuit regions 1 B and 1 C as some regions of the main surface 1 a of the semiconductor substrate 1 .
- a memory cell MC 1 In the memory cell region 1 A, there is formed a memory cell MC 1 .
- the peripheral circuit region 1 B there is formed a MISFET QH.
- the peripheral circuit region 1 C there is formed a MISFET QL.
- the peripheral circuit region 1 B is a high voltage type MIS region
- the peripheral circuit region 1 C is a low voltage type MIS region. Therefore, the MISFET QH formed in the peripheral circuit region 1 B is a high breakdown voltage MISFET, and the MISFET QL formed in the peripheral circuit region 1 C is a low breakdown voltage MISFET.
- the memory cell MC 1 has an n type semiconductor region MS, an n type semiconductor region MD, a control gate electrode CG, and a memory gate electrode MG. Further, the memory cell MC 1 has agate insulation film GIt formed between the control gate electrode CG and the semiconductor substrate 1 , and a gate insulation film GIm formed between the memory gate electrode MG and the semiconductor substrate 1 , and between the memory gate electrode MG and the control gate electrode CG.
- the film thickness TG of the control gate electrode CG can be set larger than the film thickness TEL of the gate electrode GEL. Accordingly, in the present Second Embodiment, as distinct from First Embodiment, the film thickness TG of the control gate electrode CG can be set equal to the height of the memory gate electrode MG. For this reason, over the control gate electrode CG, a cap insulation film CP 2 (see FIG. 1 ) is not required to be formed via the cap insulation film CP 1 (see FIG. 1 ).
- the film thickness TG of the control gate electrode CG can be defined as the distance from the bottom surface of the control gate electrode CG to the top surface of the metal silicide layer 13 formed over the control gate electrode CG.
- the high breakdown voltage MISFET QH has a semiconductor region formed of an n ⁇ type semiconductor region 11 c and an n + type semiconductor region 12 c , a gate insulation film GIH formed over the p type well PW 2 , and a gate electrode GEH formed over the gate insulation film GIH.
- the gate electrode GEH is formed of a conductive film 4 b .
- the conductive film 4 b there can be used a conductive film formed at the same layer as the conductive film 4 a included in the control gate electrode CG of the memory cell MC 1 .
- the film thickness TEH of the gate electrode GEH can be set equal to the film thickness TG of the control gate electrode CG.
- the film thickness TEH of the gate electrode GEH can be defined as the distance from the bottom surface of the gate electrode GEH to the top surface of the metal silicide layer 13 formed over the gate electrode GEH.
- the low breakdown voltage MISFET QL has a semiconductor region formed of an n ⁇ type semiconductor region 11 d and an n + type semiconductor region 12 d , a gate insulation film GIL formed over a p type well PW 3 , and a gate electrode GEL formed over the gate insulation film GIL.
- the gate electrode GEL is formed of a conductive film 24 c .
- the conductive film 24 c is formed of silicon, and is formed of, for example, an n type polysilicon film which is a polycrystal silicon film doped with an n type impurity.
- the gate electrode GEL is formed of the patterned conductive film 24 c .
- the conductive film 24 c there can be used a conductive film different from both of the conductive film 4 a included in the control gate electrode CG of the memory cell MC 1 , and the conductive film 4 b included in the gate electrode GEH of the MISFET QH. For this reason, the film thickness TEL of the gate electrode GEL can be set different from the film thickness TEH of the gate electrode GEH.
- the film thickness TEL of the gate electrode GEL can be defined as the distance from the bottom surface of the gate electrode GEL to the top surface of the metal silicide layer 13 formed over the gate electrode GEL.
- the gate length of the high breakdown voltage MISFET QH is larger than the gate length of the low breakdown voltage MISFET QL.
- the driving voltage of the high breakdown voltage MISFET QH is higher than the driving voltage of the low breakdown voltage MISFET QL.
- the breakdown voltage of the high breakdown voltage MISFET QH is higher than the breakdown voltage of the low breakdown voltage MISFET QL.
- the film thickness TIH of the gate insulation film GIH is larger than the film thickness TIL of the gate insulation film GIL.
- the driving voltage of the high breakdown voltage MISFET QH can be set higher than the driving voltage of the low breakdown voltage MISFET QL.
- the p type impurity concentration in the p type well PW 2 is lower than the p type impurity concentration in the p type well PW 3 .
- the driving voltage of the high breakdown voltage MISFET QH can be set higher than the driving voltage of the low breakdown voltage MISFET QL.
- the film thickness TEL of the gate electrode GEL is smaller than the film thickness TEH of the gate electrode GEH.
- the film thickness TEL of the gate electrode GEL is smaller than the film thickness TG of the control gate electrode CG.
- the gate electrode GEL can be formed with precision in shape.
- the space between the adjacent two gate electrodes GEL can be readily filled with the interlayer insulation film 15 via the insulation film 14 .
- the depth position of the bottom surface of the n ⁇ type semiconductor region 11 c can be set deeper than the depth position of the bottom surface of the n ⁇ type semiconductor region 11 d .
- the depth position of the bottom surface of the n + type semiconductor region 12 c can be set substantially equal to the depth position of the bottom surface of the n + type semiconductor region 12 d .
- the depth position of the bottom surface of the n + type semiconductor region 12 c is shallower than the depth position of the bottom surface of the n ⁇ type semiconductor region 11 c .
- the depth position of the bottom surface of the n + type semiconductor region 12 d is deeper than the depth position of the bottom surface of the n ⁇ type semiconductor region 11 d.
- the operation of the memory cell MC 1 formed in the memory cell region 1 A can be set equal to the operation of the memory cell MC 1 formed in the memory cell region 1 A in First Embodiment.
- FIGS. 23 and 24 are each a process flowchart showing some of the manufacturing steps of the semiconductor device of Second Embodiment.
- FIGS. 25 to 38 are each an essential part cross sectional view of the semiconductor device of Second Embodiment during a manufacturing step.
- an essential part cross sectional view of the memory cell region 1 A and the peripheral circuit regions 1 B and 1 C therein, there are shown the manners in which the memory cell MC 1 is formed in the memory cell region 1 A, the MISFET QH is formed in the peripheral circuit region 1 B, and the MISFET QL is formed in the peripheral circuit region 1 C.
- a p type well PW 1 is formed in the active region AR 1 (Step S 33 of FIG. 23 ).
- a p type well PW 2 is formed in the active region AR 2 .
- the step of forming the p type well PW 1 can be performed in the same manner as Step S 3 of FIG. 4 .
- the step of forming the p type well PW 2 can be performed in the same manner as Step S 13 of FIG. 5 .
- the p type impurity concentration in the p type well PW 2 is lower than the p type impurity concentration in a p type well PW 3 (see FIG. 31 described later).
- the driving voltage of the high breakdown voltage MISFET QH can be set higher than the driving voltage of the low breakdown voltage MISFET QL (see FIG. 37 described later).
- Step S 34 first, as shown in FIG. 25 , in the memory cell region 1 A, and the peripheral circuit regions 1 B and 1 C, over the main surface 1 a of the semiconductor substrate 1 , there is formed an insulation film 3 .
- a portion formed in the memory cell region 1 A is referred to as an insulation film 3 a ;
- a portion formed in the peripheral circuit region 1 B is referred to as an insulation film 3 b ;
- a portion formed in the peripheral circuit region 1 C is referred to as an insulation film 3 c .
- the insulation film 3 b is formed at the same layer as the insulation film 3 a
- the insulation film 3 c is formed at the same layer as the insulation film 3 a .
- the insulation film 3 a is an insulation film for the gate insulation film GIt (see FIG. 26 described later) of the memory cell MC 1 (see FIG. 37 described later).
- the insulation film 3 b is an insulation film for the gate insulation film GIH (see FIG. 26 described later) of the MISFET QH (see FIG. 37 described later).
- the insulation film 3 a is formed over the p type well PW 1
- the insulation film 3 b is formed over the p type well PW 2 .
- the insulation film 3 b is formed integrally with the insulation film 3 a
- the insulation film 3 c is formed integrally with the insulation film 3 a
- the insulation film 3 b may be formed apart from the insulation film 3 a
- the insulation film 3 c may be formed apart from the insulation film 3 a.
- the insulation film 3 there can be used a silicon oxide film, a silicon nitride film, or a silicon oxynitride film, or a High-k film, namely, a high dielectric constant film.
- the material usable as the insulation film 3 are as described previously in First Embodiment.
- the insulation film 3 can be formed using a thermal oxidation method, a sputtering method, an ALD method, a CVD method, or the like.
- the MISFET QH (see FIG. 37 described later) formed in the peripheral circuit region 1 B is a high breakdown voltage MISFET. Accordingly, preferably, the film thickness TIb of the insulation film 3 b for the gate insulation film GIH (see FIG. 26 described later) is larger than the film thickness TIc (see FIG. 32 described later) of the insulation film 23 c for the gate insulation film GIL (see FIG. 34 described later).
- the insulation film 3 b can be formed of a lamination film of an insulation film formed by oxidizing the top surface of the p type well PW 2 , and an insulation film formed by, for example, a CVD method. With such a method, the film thickness TIb of the insulation film 3 b can be set larger than the film thickness TIc of the insulation film 23 c.
- the film thickness of the insulation film 3 c is equal to the film thickness TIb of the insulation film 3 b .
- the film thickness of the insulation film 3 c can be set smaller than the film thickness TIb of the insulation film 3 b .
- the film thickness of the insulation film 3 a can be set smaller than the film thickness TIb of the insulation film 3 b.
- Step S 34 then, as shown in FIG. 25 , in the memory cell region 1 A, and the peripheral circuit regions 1 B and 1 C, over the insulation film 3 , there is formed a conductive film 4 .
- a portion formed in the memory cell region 1 A is referred to as a conductive film 4 a ; a portion formed in the peripheral circuit region 1 B is referred to as a conductive film 4 b ; and a portion formed in the peripheral circuit region 10 is referred to as a conductive film 4 c .
- the conductive film 4 b is formed at the same layer as the conductive film 4 a
- the conductive film 4 c is formed at the same layer as the conductive film 4 a .
- the conductive film 4 a is a conductive film for the control gate electrode CG (see FIG. 26 described later) of the memory cell MC 1 (see FIG. 37 described later).
- the conductive film 4 b is a conductive film for the gate electrode GEH (see FIG. 26 described later) of the high breakdown voltage MISFET QH (see FIG. 37 described later).
- the conductive film 4 b is formed integrally with the conductive film 4 a
- the conductive film 4 c is formed integrally with the conductive film 4 a
- the conductive film 4 b may be formed apart from the conductive film 4 a
- the conductive film 4 c may be formed apart from the conductive film 4 a.
- the step of forming the conductive film 4 can be performed in the same manner as the step of forming the conductive film 4 in Step S 4 of FIG. 4 .
- the film thickness TEb of the conductive film 4 b can be set equal to the film thickness TEa of the conductive film 4 a.
- Step S 35 of FIG. 23 the conductive film 4 is patterned.
- the conductive film 4 is patterned.
- the conductive film 4 is etched and patterned by, for example, dry etching.
- the control electrode CG formed of the conductive film 4 a
- the gate insulation film GIt formed of the insulation film 3 a between the control gate electrode CG and the p type well PW 1 of the semiconductor substrate 1 .
- the control gate electrode CG is formed over the p type well PW 1 of the semiconductor substrate 1 via the gate insulation film GIt in the memory cell region 1 A.
- the gate electrode GEH formed of the conductive film 4 b
- the gate insulation film GIH formed of the insulation film 3 b between the gate electrode GEH and the p type well PW 2 of the semiconductor substrate 1 .
- the conductive film 4 namely, the conductive film 4 c is left.
- the insulation film 3 a at a portion thereof not covered with the control gate electrode CG can be removed by being subjected to dry etching of Step S 35 , or by being subjected to wet etching after dry etching of Step S 35 . Then, in a portion of the memory cell region 1 A in which the control gate electrode CG is not formed, there is exposed the p type well PW 1 of the semiconductor substrate 1 .
- the insulation film 3 b at a portion thereof not covered with the gate electrode GEH can be removed by being subjected to dry etching of Step S 35 , or by being subjected to wet etching after dry etching of Step S 35 . Then, at a portion of the peripheral circuit region 1 B in which the gate electrode GEH is not formed, there is exposed the p type well PW 2 of the semiconductor substrate 1 .
- Step S 35 after forming the control gate electrode CG, using the control gate electrode CG as a mask, the p type well PW 1 may be doped with an n type impurity by an ion implantation method.
- the film thickness TEH of the gate electrode GEH formed of the conductive film 4 b is equal to the film thickness TG of the control gate electrode CG formed of the conductive film 4 a .
- the film thickness of the gate insulation film GIH formed of the insulation film 3 b having the film thickness 11 b is referred to as a film thickness TIH.
- FIG. 26 shows an example in which with patterning of the conductive film 4 a , the conductive film 4 b is patterned, and with formation of the control gate electrode CG, the gate electrode GEH is formed.
- the conductive film 4 a and the conductive film 4 b may be patterned separately, and the control gate electrode CG and the gate electrode GEH may be formed separately.
- Step S 36 first, in the memory cell region 1 A, and the peripheral circuit regions 1 B and 1 C, over the main surface 1 a of the semiconductor substrate 1 , there is formed the insulation film 8 for the gate insulation film GIm (see FIG. 29 described later) of the memory transistor MT (see FIG. 37 described later).
- the step of forming the insulation film 8 can be performed in the same manner as the step of forming the insulation film 8 in Step S 8 of FIG. 4 .
- the insulation film 8 in the memory cell region 1 A, at the exposed portions of the main surface 1 a of the semiconductor substrate 1 , and the top surface and the side surface of the control gate electrode CG, there is formed the insulation film 8 .
- the insulation film 8 in the peripheral circuit region 1 B, at the exposed portions of the main surface 1 a of the semiconductor substrate 1 , and the top surface and the side surface of the gate electrode GEH, there is formed the insulation film 8 .
- the insulation film 4 at conductive film 4 at a portion thereof left in the peripheral circuit region 1 C, namely, at the top surface and the side surface of the conductive film 4 c , there is formed the insulation film 8 .
- the insulation film 8 is formed in such a manner as to cover the main surface 1 a of the semiconductor substrate 1 , the surface of the control gate electrode CG, the surface of the gate electrode GEH, and the surface of the conductive film 4 at a portion thereof left in the peripheral circuit region 1 C.
- Step S 36 then, in the memory cell region 1 A, and the peripheral circuit regions 1 B and 1 C, over the insulation film 8 , there is formed the conductive film 9 .
- the step of forming the conductive film 9 can be performed in the same manner as in the step of removing the conductive film 9 in Step S 8 of FIG. 4 .
- Step S 9 of FIG. 4 the same step as Step S 9 of FIG. 4 is performed.
- the conductive film 9 is etched back, thereby to form the memory gate electrode MG (Step S 37 of FIG. 23 ).
- a memory gate electrode MG formed of the conductive film 9 left in a sidewall spacer shape via the insulation film 8 over the sidewall of the control gate electrode CG on a first side, namely, on the side on which the memory gate electrode MG adjacent to the control gate electrode CG is arranged, of the sidewalls on the opposite sides of the control gate electrode CG.
- Step S 38 of FIG. 23 the same step as Step S 10 of FIG. 4 is performed, thereby to remove the spacer SP 1 and the insulation film 8 as shown in FIG. 29 (Step S 38 of FIG. 23 ).
- the gate insulation film GIm formed of the insulation film 8 at a portion thereof left between the memory gate electrode MG and the p type well PW 1 , and at a portion thereof left between the memory gate electrode MG and the control gate electrode CG.
- Step S 39 first, in the memory cell region 1 A, and the peripheral circuit regions 1 B and 1 C, over the main surface 1 a of the semiconductor substrate 1 , there is formed the insulation film 21 .
- the step of forming the insulation film 21 can be performed in the same manner as the step of forming the insulation film 21 in Step S 11 of FIG. 4 .
- the insulation film 21 is formed in such a manner as to cover the exposed portions of the main surface 1 a of the semiconductor substrate 1 , the control gate electrode CG, and the memory gate electrode MG in the memory cell region 1 A, and to cover the exposed portions of the main surface 1 a of the semiconductor substrate 1 , and the gate electrode GEH in the peripheral circuit region 1 B. Further, the insulation film 21 is formed in such a manner as to cover the conductive film 4 at a portion thereof left in the peripheral circuit region 1 C, namely, the conductive film 4 c.
- Step S 39 then, in the memory cell region 1 A, and the peripheral circuit regions 1 B and 1 C, over the insulation film 21 , there is formed the insulation film 22 .
- the step of forming the insulation film 22 can be performed in the same manner as the step of forming the insulation film 22 in Step S 11 of FIG. 4 .
- Step S 12 of FIG. 5 is performed.
- the same step as Step S 12 of FIG. 5 is performed.
- the same step as Step S 12 of FIG. 5 is performed.
- the insulation film 22 , the insulation film 21 , and the conductive film 4 are removed.
- Step S 39 and Step S 40 are performed, thereby to leave the insulation film 21 and the insulation film 22 in the memory cell region 1 A.
- Step S 41 to Step S 44 it is possible to prevent or inhibit the following: in the steps (Step S 41 to Step S 44 ) subsequent to Step S 40 , for example, when the insulation film 23 is formed, or the like, the upper layer part of the p type well PW 1 situated at a portion thereof adjacent to the control gate electrode CG or the memory gate electrode MG is oxidized, resulting in the formation of a gate bird's beak.
- Step S 41 to Step S 44 it is possible to prevent or inhibit the following: in the steps (Step S 41 to Step S 44 ) subsequent to Step S 40 , for example, when the insulation film 23 is formed, or the like, the surface of the control gate electrode CG or the memory gate electrode MG is oxidized, resulting in, for example, a variation in gate length. Therefore, it is possible to prevent or inhibit the deterioration of the characteristics of a nonvolatile memory. This can improve the performances of a semiconductor device having a nonvolatile memory.
- Step S 39 and Step S 40 are performed, thereby to leave the insulation film 21 and the insulation film 22 in the peripheral circuit region 1 B.
- Step S 41 to Step S 44 it is possible to prevent or inhibit the following: in the steps (Step S 41 to Step S 44 ) subsequent to Step S 40 , for example, when the insulation film 23 is formed, or the like, the upper layer part of the p type well PW 2 situated at a portion thereof adjacent to the gate electrode GEH is oxidized, resulting in the formation of a gate bird's beak.
- the insulation film 23 b for the gate insulation film GIH was formed. Further, the film thickness TIb of the insulation film 23 b for the gate insulation film GIH is larger than the film thickness TIc of the insulation film 23 c for the gate insulation film GIL. Therefore, in First Embodiment, when the insulation film 23 b for the gate insulation film GIH is formed, the upper layer part of the p type well PW 1 situated at a portion thereof adjacent to the control gate electrode CG or the memory gate electrode MG may be oxidized, resulting in the formation of a gate bird's beak. Alternatively, when the insulation film 23 b for the gate insulation film GIH is formed, the surface of the control gate electrode CG or the memory gate electrode MG may be oxidized, resulting in, for example, a variation in gate length.
- the control gate electrode CG and the memory gate electrode MG are formed. Therefore, it is possible to prevent or inhibit the following: when the insulation film 3 b for the gate insulation film GIH is formed, the surface of the control gate electrode CG or the memory gate electrode MG is oxidized, resulting in, for example, a variation in gate length. Therefore, it is possible to prevent or inhibit the deterioration of the characteristics of the nonvolatile memory. This can improve the performances of a semiconductor device having a nonvolatile memory.
- the step of removing the conductive film 4 c in Step S 40 can be performed at any time, for example, after Step S 35 , and before Step S 40 .
- the conductive film 4 c is removed at Step S 40 , namely, immediately before Step S 41 described later.
- the p type well PW 3 is formed in the active region AR 3 (Step S 41 of FIG. 24 ).
- the p type well PW 3 can be formed in the same manner as with the p type well PW 1 and the p type well PW 2 , by doping a p type impurity such as boron (B) into the semiconductor substrate 1 by an ion implantation method, or the like.
- the p type well PW 3 is formed to a prescribed depth from the main surface 1 a of the semiconductor substrate 1 .
- the p type impurity concentration in the p type well PW 3 is higher than the p type impurity concentration in the p type well PW 2 .
- the driving voltage of the high breakdown voltage MISFET QH can be set higher than the driving voltage of the low breakdown voltage MISFET QL (see FIG. 37 described later).
- the natural oxide film at the surface of the semiconductor substrate 1 is removed.
- the surface of the semiconductor substrate 1 is cleaned, and thereby the surface of the semiconductor substrate 1 is purified.
- the surface of the semiconductor substrate 1 namely, the surface of the p type well PW 3 is exposed.
- Step S 42 first, as shown in FIG. 32 , in the memory cell region 1 A, and the peripheral circuit regions 1 B and 1 C, the insulation film 23 is formed over the main surface 1 a of the semiconductor substrate 1 .
- the insulation film 23 a portion formed in the memory cell region 1 A is referred to as an insulation film 23 a ; a portion formed in the peripheral circuit region 1 B is referred to as an insulation film 23 b ; and a portion formed in the peripheral circuit region 1 C is referred to as an insulation film 23 c .
- the insulation film 23 b is formed at the same layer as the insulation film 23 a
- the insulation film 23 c is formed at the same layer as the insulation film 23 a .
- the insulation film 23 c is an insulation film for a gate insulation film GIL (see FIG. 34 described later) of a MISFET QL (see FIG. 37 described later). Further, the insulation film 23 c is formed over the p type well PW 3 .
- the insulation film 23 b is formed integrally with the insulation film 23 a .
- the insulation film 23 c is formed integrally with the insulation film 23 a .
- the insulation film 23 b may be formed apart from the insulation film 23 a .
- the insulation film 23 c may be formed apart from the insulation film 23 a.
- the step of forming the insulation film 23 can be performed in the same manner as the step of forming the insulation film 23 in Step S 14 of FIG. 5 .
- the MISFET QH (see FIG. 37 described later) formed in the peripheral circuit region 1 B is a high breakdown voltage MISFET.
- the MISFET QL (see FIG. 37 described later) formed in the peripheral circuit region 1 C is a low breakdown voltage MISFET. Accordingly, preferably, the film thickness TIc of the insulation film 23 c for the gate insulation film GIL (see FIG. 34 described later) is smaller than the the film thickness TIH of the gate insulation film GIH.
- Step S 42 then, as shown in FIG. 32 , in the memory cell region 1 A, and the peripheral circuit regions 1 B and 1 C, a conductive film 24 is formed over the insulation film 23 .
- a conductive film 24 a a portion formed in the memory cell region 1 A is referred to as a conductive film 24 a ; a portion formed in the peripheral circuit region 1 B is referred to as a conductive film 24 b ; and a portion formed in the peripheral circuit region 1 C is referred to as a conductive film 24 c .
- the conductive film 24 b is formed at the same layer as the conductive film 24 a
- the conductive film 24 c is formed at the same layer as the conductive film 24 a .
- the conductive film 24 c is a conductive film for the gate electrode GEL (see FIG. 34 described later) of the MISFET QL (see FIG. 37 described later).
- the conductive film 24 b is formed integrally with the conductive film 24 a
- the conductive film 24 c is formed integrally with the conductive film 24 a
- the conductive film 24 b may be formed apart from the conductive film 24 a
- the conductive film 24 c may be formed apart from the conductive film 24 a.
- the step of forming the conductive film 24 can be performed in the same manner as the step of forming the conductive film 24 in Step S 14 of FIG. 5 .
- the film thickness TEc of the conductive film 24 c can be set smaller the the film thickness TEH of the gate electrode GEH.
- the gate electrode GEL can be formed with precision in shape.
- the space between the adjacent two gate electrodes GEL can be readily filled with the interlayer insulation film 15 via the insulation film 14 .
- Step S 43 first, in the memory cell region 1 A, and the peripheral circuit regions 1 B and 1 C, a resist film (not shown) is formed in such a manner as to cover the conductive film 24 . Then, the resist film is subjected to pattern exposure, followed by development. As a result, the resist film is patterned. Thus, the resist film is removed in the memory cell region 1 A and the peripheral circuit region 1 B, and the resist film is left in the peripheral circuit region 1 C. This results in the formation of a resist pattern formed of the resist film at a portion thereof left in the peripheral circuit region 1 C.
- the insulation film 24 is etched and removed by, for example, dry etching.
- the conductive film 24 at a portion thereof arranged in the memory cell region 1 A namely, the conductive film 24 a
- the conductive film 24 at a portion thereof arranged in the peripheral circuit region 1 B namely, the conductive film 24 b
- the insulation film 23 may be removed together with the conductive film 24 .
- Step S 44 of FIG. 24 the conductive film 24 is patterned.
- the conductive film 24 c is etched and patterned by, for example, dry etching.
- the gate electrode GEL formed of the conductive film 24 c
- the gate insulation film GIL formed of the insulation film 23 c between the gate electrode GEL and the p type well PW 3 of the semiconductor substrate 1 .
- the gate electrode GEL is formed over the p type well PW 3 of the semiconductor substrate 1 via the gate insulation film GIL in the peripheral circuit region 1 C.
- the memory gate electrode MG and the control gate electrode CG are covered with a resist pattern. Accordingly, the memory gate electrode MG and the control gate electrode CG are not etched.
- the insulation film 23 c at a portion thereof not covered with the gate electrode GEL can be removed by being subjected to dry etching of Step S 44 , or by being subjected to wet etching after drying etching of Step S 44 .
- the film thickness TIL of the gate insulation film GIL formed of the insulation film 23 c is smaller than the film thickness TIH of the gate insulation film GIH.
- the gate insulation film GIH can be allowed to serve as the gate insulation film of the high breakdown voltage MISFET QH (see FIG. 37 described later), and the gate insulation film GIL can be allowed to serve as the gate insulation film of the low breakdown voltage MISFET QL (see FIG. 37 described later).
- the film thickness TEc (see FIG. 32 ) of the conductive film 24 c can be set smaller than the film thickness TEH of the gate electrode GEH; and the film thickness TEc of the conductive film 24 c can be set smaller than the film thickness TG of the control gate electrode CG. Therefore, the film thickness TEL of the gate electrode GEL formed of the conductive film 24 c can be set smaller than the film thickness TEH of the gate electrode GEH; and the film thickness TEL of the gate electrode GEL formed of the conductive film 24 c can be set smaller than the film thickness TG of the control gate electrode CG.
- the insulation film 22 and the insulation film 21 are etched and removed by, for example, dry etching.
- the insulation film 22 and the insulation film 21 are etched and removed by, for example, dry etching.
- FIG. 35 it is possible to fully remove the insulation film 22 at a portion thereof left in the memory cell region 1 A and the peripheral circuit region 1 B, and the insulation film 21 at a portion thereof left in the memory cell region 1 A and the peripheral circuit region 1 B.
- Step S 46 of FIG. 24 the n ⁇ type semiconductor regions 11 a , 11 b , 11 c , and 11 d are formed using an ion implantation method, or the like.
- the film thickness TEH of the gate electrode GEH is larger than the film thickness TEL of the gate electrode GEL. Accordingly, the injection energy for performing ion implantation using the gate electrode GEH as a mask can be set larger than the injection energy for performing ion implantation using the gate electrode GEL as a mask. Therefore, the depth position of the bottom surface of the n ⁇ type semiconductor region 11 c can be readily set deeper than the depth position of the bottom surface of the n ⁇ type semiconductor region 11 d.
- Step S 19 of FIG. 5 is performed.
- sidewall spacers SW are formed over the sidewall of the control gate electrode CG, over the sidewall of the memory gate electrode MG, over the sidewalls of the gate electrode GEH, and over the sidewalls of the gate electrode GEL (Step S 47 of FIG. 24 ).
- Step S 48 of FIG. 24 the n + type semiconductor regions 12 a , 12 b , 12 c , and 12 d are formed using an ion implantation method, or the like.
- a control transistor CT and a memory transistor MT are formed in the memory cell region 1 A.
- the control transistor CT and the memory transistor MT form a memory cell MC 1 as a nonvolatile memory.
- the control gate electrode CG, the gate insulation film GIt, the memory gate electrode MG, and the gate insulation film GIm form the memory cell MC 1 as a nonvolatile memory.
- a high breakdown voltage MISFET QH is formed in the peripheral circuit region 1 B, and a low breakdown voltage MISFET QL is formed in the peripheral circuit region 1 C.
- the gate electrode GEH and the gate insulation film GIH form a high breakdown voltage MISFET QH; and the gate electrode GEL and the gate insulation film GIL form a low breakdown voltage MISFET QL.
- Step S 21 of FIG. 5 is performed.
- Step S 21 of FIG. 5 there are formed a metal silicide layer 13 , an insulation film 14 , and an interlayer insulation film 15 (Step S 49 of FIG. 24 ).
- Step S 50 of FIG. 24 the semiconductor device of the present Second Embodiment is manufactured.
- a control gate electrode CG formed of a conductive film 4 a is formed over the main surface 1 a of the semiconductor substrate 1 .
- an insulation film 8 as an ONO film and a conductive film 9 are formed in such a manner as to cover the control gate electrode CG.
- the conductive film 9 is etched back. As a result, the conductive film 9 is left over the sidewall of the control gate electrode CG via the insulation film 8 , thereby to form the memory gate electrode MG.
- the present Second Embodiment as distinct from First Embodiment, before forming the control gate electrode CG formed of the conductive film 4 a , in the peripheral circuit region 1 B, the p type well PW 2 is formed in the main surface 1 a of the semiconductor substrate 1 . Furthermore, in the present Second Embodiment, as distinct from First Embodiment, when the control gate electrode CG is formed, over the p type well PW 2 , there is formed the gate electrode GEH formed of the conductive film 4 b.
- the p type well PW 2 has already been formed.
- the n type impurity doped into the p type well PW 2 may be diffused a little at high temperatures when the insulation film 8 is formed.
- the variation amount of a variation in threshold voltage of the high breakdown voltage MISFET QH is smaller than the variation amount of a variation in threshold voltage of the low breakdown voltage MISFET QL because the gate length of the high breakdown voltage MISFET QH is larger than the gate length of the low breakdown voltage MISFET QL, or for other reasons.
- the effect exerted by the formation of the insulation film 8 as an ONO film at high temperatures on the characteristics of the high breakdown voltage MISFET QH is smaller than the effect exerted by the formation of the insulation film 8 as an ONO film at high temperatures on the characteristics of the low breakdown voltage MISFET QL.
- the gate electrode GEH of the high breakdown voltage MISFET QH less affected by the high temperatures for forming the insulation film 8 as an ONO film is formed with the control gate electrode CG of the memory cell MC 1 before the formation of the insulation film 8 . This can simplify the manufacturing steps of the semiconductor device.
Abstract
The performances of a semiconductor device are improved. In a method for manufacturing a semiconductor device, in a memory cell region, a control gate electrode formed of a first conductive film is formed over the main surface of a semiconductor substrate. Then, an insulation film and a second conductive film are formed in such a manner as to cover the control gate electrode, and the second conductive film is etched back. As a result, the second conductive film is left over the sidewall of the control gate electrode via the insulation film, thereby to form a memory gate electrode. Then, in a peripheral circuit region, a p type well is formed in the main surface of the semiconductor substrate. A third conductive film is formed over the p type well. Then, a gate electrode formed of the third conductive film is formed.
Description
- The disclosure of Japanese Patent Application No. 2014-158245 filed on Aug. 1, 2014 including the specification, drawings and abstract is incorporated herein by reference in its entirety.
- The present invention relates to a method for manufacturing a semiconductor device, and is preferably applicable to, for example, a method for manufacturing a semiconductor device including a semiconductor element formed in a semiconductor substrate therein.
- A semiconductor device has been widely used which has a memory cell region where a memory cell such as a nonvolatile memory is formed over a semiconductor substrate, and a peripheral circuit region where a peripheral circuit including, for example, a MISFET (Metal Insulator Semiconductor Field Effect Transistor) is formed over the semiconductor substrate.
- For example, as a nonvolatile memory, there may be formed a memory cell formed of a split gate type cell using a MONOS (Metal-Oxide-Nitride-Oxide-Semiconductor) film. In this case, the memory cell is formed of two MISFETs of a control transistor having a control gate electrode, and a memory transistor having a memory gate electrode. Whereas, the gate insulation film of the memory transistor is formed of a lamination film including, for example, a silicon oxide film, a silicon nitride film, and a silicon oxide film, and called an ONO (Oxide Nitride Oxide) film.
- Japanese Unexamined Patent Application Publication NO. 2004-200504 (Patent Document 1) discloses the following technology: in a semiconductor integrated circuit device, a memory cell is formed in a memory cell formation region at a main surface of a substrate, and a low breakdown voltage p type MISFET is formed in a low voltage p MIS (Metal Insulator Semiconductor) formation region at the main surface of the substrate.
- [Patent Document 1]
- Japanese Unexamined Patent Application Publication NO. 2004-200504
- In the manufacturing steps of the semiconductor device having the memory cell region and the peripheral circuit region, after forming an active region in the peripheral circuit region, an ONO film, and a conductive film for a memory gate electrode may be formed.
- However, the ONO film is formed at relatively higher temperatures. Therefore, when, before forming an ONO film, a well as a semiconductor region has been already formed in the peripheral circuit region, the impurity doped into the well in the peripheral circuit region is diffused at a high temperature during the formation of the ONO film, resulting in a change in concentration distribution of the impurity in the well. Accordingly, the threshold voltage of the MISFET formed in the peripheral circuit region, or the like varies. As a result, it is not possible to improve the performances of the semiconductor device including a nonvolatile memory.
- Other objects and novel features will be apparent from the description of this specification and the accompanying drawings.
- In accordance with one embodiment, with a method for manufacturing a semiconductor device, in a first region, a control gate electrode formed of a first conductive film is formed over the main surface of a semiconductor substrate. Then, an insulation film and a second conductive film are formed in such a manner as to cover the control gate electrode, and the second conductive film is etched back. As a result, the second conductive film is left over the sidewall of the control gate electrode via the insulation film, thereby to form a memory gate electrode. Then, in a second region, a semiconductor region is formed in the main surface of the semiconductor substrate. Over the semiconductor region, there is formed a third conductive film. Then, there is formed a gate electrode formed of the third conductive film.
- In accordance with one embodiment, it is possible to improve the performances of a semiconductor device.
-
FIG. 1 is an essential part cross sectional view of a semiconductor device of First Embodiment; -
FIG. 2 is an equivalent circuit diagram of a memory cell in the semiconductor device of First Embodiment; -
FIG. 3 is a table showing one example of the conditions for application of a voltage to each site of the memory cell at the times of “write”, “erase”, and “read”; -
FIG. 4 is a process flowchart showing some of manufacturing steps of the semiconductor device of First Embodiment; -
FIG. 5 is a process flowchart showing others of manufacturing steps of the semiconductor device of First Embodiment; -
FIG. 6 is an essential part cross sectional view of the semiconductor device of First Embodiment during a manufacturing step; -
FIG. 7 is an essential part cross sectional view of the semiconductor device of First Embodiment during a manufacturing step; -
FIG. 8 is an essential part cross sectional view of the semiconductor device of First Embodiment during a manufacturing step; -
FIG. 9 is an essential part cross sectional view of the semiconductor device of First Embodiment during a manufacturing step; -
FIG. 10 is an essential part cross sectional view of the semiconductor device of First Embodiment during a manufacturing step; -
FIG. 11 is an essential part cross sectional view of the semiconductor device of First Embodiment during a manufacturing step; -
FIG. 12 is an essential part cross sectional view of the semiconductor device of First Embodiment during a manufacturing step; -
FIG. 13 is an essential part cross sectional view of the semiconductor device of First Embodiment during a manufacturing step; -
FIG. 14 is an essential part cross sectional view of the semiconductor device of First Embodiment during a manufacturing step; -
FIG. 15 is an essential part cross sectional view of the semiconductor device of First Embodiment during a manufacturing step; -
FIG. 16 is an essential part cross sectional view of the semiconductor device of First Embodiment during a manufacturing step; -
FIG. 17 is an essential part cross sectional view of the semiconductor device of First Embodiment during a manufacturing step; -
FIG. 18 is an essential part cross sectional view of the semiconductor device of First Embodiment during a manufacturing step; -
FIG. 19 is an essential part cross sectional view of the semiconductor device of First Embodiment during a manufacturing step; -
FIG. 20 is an essential part cross sectional view of the semiconductor device of First Embodiment during a manufacturing step; -
FIG. 21 is an essential part cross sectional view of a semiconductor device of Comparative Example during a manufacturing step; -
FIG. 22 is an essential part cross sectional view of a semiconductor device of Second Embodiment; -
FIG. 23 is a process flowchart showing some of manufacturing steps of the semiconductor device of Second Embodiment; -
FIG. 24 is a process flowchart showing others of manufacturing steps of the semiconductor device of Second Embodiment; -
FIG. 25 is an essential part cross sectional view of the semiconductor device of Second Embodiment during a manufacturing step; -
FIG. 26 is an essential part cross sectional view of the semiconductor device of Second Embodiment during a manufacturing step; -
FIG. 27 is an essential part cross sectional view of the semiconductor device of Second Embodiment during a manufacturing step; -
FIG. 28 is an essential part cross sectional view of the semiconductor device of Second Embodiment during a manufacturing step; -
FIG. 29 is an essential part cross sectional view of the semiconductor device of Second Embodiment during a manufacturing step; -
FIG. 30 is an essential part cross sectional view of the semiconductor device of Second Embodiment during a manufacturing step; -
FIG. 31 is an essential part cross sectional view of the semiconductor device of Second Embodiment during a manufacturing step; -
FIG. 32 is an essential part cross sectional view of the semiconductor device of Second Embodiment during a manufacturing step; -
FIG. 33 is an essential part cross sectional view of the semiconductor device of Second Embodiment during a manufacturing step; -
FIG. 34 is an essential part cross sectional view of the semiconductor device of Second Embodiment during a manufacturing step; -
FIG. 35 is an essential part cross sectional view of the semiconductor device of Second Embodiment during a manufacturing step; -
FIG. 36 is an essential part cross sectional view of the semiconductor device of Second Embodiment during a manufacturing step; -
FIG. 37 is an essential part cross sectional view of the semiconductor device of Second Embodiment during a manufacturing step; and -
FIG. 38 is an essential part cross sectional view of the semiconductor device of Second Embodiment during a manufacturing step. - In description of the following embodiment, the embodiment may be described in a plurality of divided sections or embodiments for convenience, if required. However, unless otherwise specified, these are not independent of each other, but are in a relation such that one is a modified example, details, a complementary explanation, or the like of a part or the whole of the other.
- Further, in the following embodiments, when a reference is made to the number of elements, and the like (including number, numerical value, quantity, range, or the like), the number of elements is not limited to the specific number, but may be greater than or less than the specific number, unless otherwise specified, except for the case where the number is apparently limited to the specific number in principle, and except for other cases.
- Further, in the following embodiments, it is needless to say that the constitutional elements (including element steps, or the like) are not always essential, unless otherwise specified, except for the case where they are apparently considered essential in principle, and except for other cases. Similarly, in the following embodiments, when a reference is made to the shapes, positional relationships, or the like of the constitutional elements, or the like, it is understood that they include ones substantially analogous or similar to the shapes or the like, unless otherwise specified, and unless otherwise considered apparently in principle, or except for other cases. This also applies to the foregoing numerical values and ranges.
- Below, representative embodiments will be described in details by reference to the accompanying drawings. Incidentally, in all the drawings for describing the following embodiments, the members having the same function are given the same reference signs and numerals, and a repeated description thereon is omitted. Further, in the following embodiments, unless otherwise required, a description on the same or similar portions will not be repeated in principle.
- Further, in the drawing for use in the embodiment, hatching may be omitted even in cross section for ease of understanding of the drawing.
- First, the structure of a semiconductor device of First Embodiment will be described by reference to the accompanying drawings.
FIG. 1 is an essential part cross sectional view of the semiconductor device of First Embodiment.FIG. 2 is an equivalent circuit diagram of a memory cell in the semiconductor device of First Embodiment. - As shown in
FIG. 1 , the semiconductor device has asemiconductor substrate 1. Thesemiconductor substrate 1 is a semiconductor wafer formed of, for example, a p type single crystal silicon having a specific resistance of about 1 to 10 Ωcm. - The semiconductor device has a
memory cell region 1A andperipheral circuit regions main surface 1 a of thesemiconductor substrate 1. In thememory cell region 1A, there is formed a memory cell MC1. In theperipheral circuit region 1B, there is formed a MISFET QH. In theperipheral circuit region 1C, there is formed a MISFET QL. Thememory cell region 1A and theperipheral circuit region 1B are not required to be adjacent to each other. Thememory cell region 1A and theperipheral circuit region 1C are not required to be adjacent to each other. Theperipheral circuit region 1B and theperipheral circuit region 1C are not required to be adjacent to each other. However, for ease of understanding, in the cross sectional view ofFIG. 1 , theperipheral circuit region 1B is shown adjacent to thememory cell region 1A, and theperipheral circuit region 1C is shown adjacent to theperipheral circuit region 1B. - Herein, the peripheral circuit is a circuit other than a nonvolatile memory, and is a processor such as a CPU (Central Processing Unit), a control circuit, a sense amplifier, a column decoder, a row decoder, an input/output circuit, or the like. The MISFET QH formed in the
peripheral circuit region 1B, and the MISFET QL formed in theperipheral circuit region 1C are each a MISFET for a peripheral circuit. - The
peripheral circuit region 1B is a high voltage type MIS (Metal Insulator Semiconductor) region. Theperipheral circuit region 1C is a low voltage type MIS region. Therefore, the MISFET QH formed in theperipheral circuit region 1B is a high breakdown voltage MISFET. The MISFET QL formed in theperipheral circuit region 1C is a low breakdown voltage MISFET. The peripheral circuit region includes a high voltage type MIS region and a low voltage type MIS region, which enables the formation of various circuits. - First, the structure of the memory cell MC1 formed in the
memory cell region 1A will be specifically described. - In the
memory cell region 1A, the semiconductor device has an active region AR1 and an element isolation region IR1. The element isolation region IR1 is for isolating elements. In the element isolation region IR1, there is formed anelement isolation film 2. The active region AR1 is defined, namely, partitioned by the element isolation region IR1, and is electrically isolated from other active regions by the element isolation region IR1. In the active region AR1, there is formed a p type well PW1. Namely, the active region AR1 is a region including the p type well PW1 formed therein. The p type well PW1 has a p type conductivity type. - As shown in
FIG. 1 , in the p type well PW1 in thememory cell region 1A, there is formed a memory cell MC1 formed of a memory transistor MT and a control transistor CT. In thememory cell region 1A, in actuality, a plurality of memory cells MC1 are formed in an array.FIG. 1 shows a cross section of one memory cell MC1 of them. The memory cell MC1 is included in the nonvolatile memory provided in the semiconductor device. - The memory cell MC1 is a split gate type memory cell. Namely, as shown in
FIG. 1 , the memory cell MC1 has a control transistor CT having a control gate electrode CG, and a memory transistor MT coupled to the control transistor CT, and having a memory gate electrode MG. - As shown in
FIG. 1 , the memory cell MC1 has an n type semiconductor region MS, an n type semiconductor region MD, a control gate electrode CG, and a memory gate electrode MG. The n type semiconductor region MS and the n type semiconductor region MD each have an n type conductivity type which is a conductivity type opposite to the p type conductivity type. Further, the memory cell MC1 has a cap insulation film CP1 formed over the control gate electrode CG, and a cap insulation film CP2 formed over the cap insulation film CP1. Still further, the memory cell MC1 has a gate insulation film GIt formed between the control gate electrode CG and the p type well PW1 of thesemiconductor substrate 1, and a gate insulation film GIm formed between the memory gate electrode MG and the p type well PW1 of thesemiconductor substrate 1, and between the memory gate electrode MG and the control gate electrode CG. - The control gate electrode CG and the memory gate electrode MG extend along the
main surface 1 a of thesemiconductor substrate 1, and are arranged side by side with the gate insulation film GIm interposed between mutually opposing side surfaces, namely, sidewalls thereof. The direction of extension of the control gate electrode CG and the memory gate electrode MG is the direction perpendicular to the paper plane ofFIG. 1 . The control gate electrode CG is formed over the p type well PW1 at a portion thereof situated between the semiconductor region MD and the semiconductor region MS, namely, over themain surface 1 a of thesemiconductor substrate 1 with the gate insulation film GIt interposed therebetween. Whereas, the memory gate electrode MG is formed over the p type well PW1 at a portion thereof situated between the semiconductor region MD and the semiconductor region MS, namely, over themain surface 1 a of thesemiconductor substrate 1 with the gate insulation film GIm interposed therebetween. Further, on the semiconductor region MS side, there is arranged the memory gate electrode MG. On the semiconductor region MD side, there is arranged the control gate electrode CG. The control gate electrode CG and the memory gate electrode MG are each a gate electrode forming the memory cell MC1, namely, the nonvolatile memory. - Incidentally, the cap insulation film CP1 and the cap insulation film CP2 formed over the control gate electrode CG also extend along the
main surface 1 a of thesemiconductor substrate 1. - The control gate electrode CG and the memory gate electrode MG are adjacent to each other with the gate insulation film GIm interposed therebetween. The memory gate electrode MG is formed in a sidewall spacer shape over the side surface, namely, the sidewall of the control gate electrode CG with the gate insulation film GIm interposed therebetween. Whereas, the gate insulation film GIm extends over both the regions of a region between the memory gate electrode MG and the p type well PW1 of the
semiconductor substrate 1, and a region between the memory gate electrode MG and the control gate electrode CG. - The gate insulation film GIt formed between the control gate electrode CG and the p type well PW1 functions as the gate insulation film of the control transistor CT. Whereas, the gate insulation film GIm formed between the memory gate electrode MG and the p type well PW1 functions as the gate insulation film of the memory transistor MT.
- The gate insulation film GIt is formed of an
insulation film 3 a. Theinsulation film 3 a is formed of a silicon oxide film, a silicon nitride film, or a silicon oxynitride film, or a high dielectric constant film having a higher relative dielectric constant than that of a silicon nitride film, namely, a so-called High-k film. Incidentally, the term “a High-k film or a high dielectric constant film” used in the present application means a film higher in dielectric constant (relative dielectric constant) than silicon nitride. As theinsulation film 3 a, there can be used, for example, a metal oxide film such as a hafnium oxide film, a zirconium oxide film, an aluminum oxide film, a tantalum oxide film, or a lanthanum oxide film. - The gate insulation film GIm is formed of an
insulation film 8. Theinsulation film 8 is formed of a lamination film including asilicon oxide film 8 a, asilicon nitride film 8 b as a charge accumulation part over thesilicon oxide film 8 a, and asilicon oxide film 8 c over thesilicon nitride film 8 b, and referred to as an ONO film. Incidentally, the gate insulation film GIm between the memory gate electrode MG and the p type well PW1 functions as the gate insulation film of the memory transistor MT as described previously. On the other hand, the gate insulation film GIm between the memory gate electrode MG and the control gate electrode CG functions as an insulation film for establishing an insulation, namely, an electrical isolation between the memory gate electrode MG and the control gate electrode CG. - Of the
insulation film 8, thesilicon nitride film 8 b is an insulation film for accumulating electrical charges, and functions as a charge accumulation part. Namely, thesilicon nitride film 8 b is a trapping insulation film formed in theinsulation film 8. Accordingly, theinsulation film 8 can be regarded as an insulation film having a charge accumulation part in the inside thereof. - The
silicon oxide film 8 c and thesilicon oxide film 8 a situated over and under thesilicon nitride film 8 b, respectively, can each function as a charge block layer for confining electrical charges therein. Thesilicon nitride film 8 b is interposed between thesilicon oxide film 8 c and thesilicon oxide film 8 a. This structure enables accumulation of electrical charges into thesilicon nitride film 8 b. Thesilicon oxide film 8 a, thesilicon nitride film 8 b, and thesilicon oxide film 8 c can also be regarded as an ONO film as described previously. - The control gate electrode CG is formed of a
conductive film 4 a. Theconductive film 4 a is formed of silicon, and is formed of, for example, an n type polysilicon film which is a polycrystal silicon film doped with an n type impurity. Specifically, the control gate electrode CG is formed of a patternedconductive film 4 a. - The memory gate electrode MG is formed of a
conductive film 9. Theconductive film 9 is formed of silicon, and is formed of, for example, an n type polysilicon film which is a polycrystal silicon film doped with an n type impurity. The memory gate electrode MG is formed in the following manner: theconductive film 9 formed over thesemiconductor substrate 1 in such a manner as to cover the control gate electrode CG is anisotropically etched, namely, etched back; as a result, theconductive film 9 is left over the sidewall of the control gate electrode CG via theinsulation film 8. Accordingly, the memory gate electrode MG is formed in a sidewall spacer shape over the sidewall situated on a first side of the control gate electrode CG adjacent to the memory gate electrode MG via theinsulation film 8. - Over the control gate electrode CG, the cap insulation film CP2 is formed via the cap insulation film CP1. Accordingly, the memory gate electrode MG is formed in a sidewall spacer shape over the sidewall situated on a first side of the cap insulation film CP2 formed over the control gate electrode CG adjacent to the memory gate electrode MG via the
insulation film 8. - The cap insulation film CP1 is formed of an
insulation film 5 containing silicon and oxygen. Theinsulation film 5 is formed of, for example, a silicon oxide film. The cap insulation film CP2 is formed of aninsulation film 6 containing silicon and nitrogen. Theinsulation film 6 is formed of, for example, a silicon nitride film. - The cap insulation film CP2 is a protective film for protecting the control gate electrode CG, a hard mask film for patterning the
conductive film 4, and forming the control gate electrode CG, or a spacer film for adjusting the height of the memory gate electrode MG when theconductive film 9 is etched back to form the memory gate electrode MG. By forming the cap insulation film CP2 as a spacer film, it is possible to make the film thickness of the control gate electrode CG smaller than the height of the memory gate electrode MG. - The semiconductor region MS is a semiconductor region functioning as one of a source region or a drain region. The semiconductor region MD is a semiconductor region functioning as the other of the source region or the drain region. Herein, the semiconductor region MS is a semiconductor region functioning as, for example, a source region. The semiconductor region MD is a semiconductor region functioning as, for example, a drain region. The semiconductor region MS and the semiconductor region MD are each formed of a semiconductor region doped with an n type impurity, and each include a LDD (Lightly doped drain) structure.
- The semiconductor region MS for source has an n−
type semiconductor region 11 a, and an n+type semiconductor region 12 a having a higher impurity concentration than that of the n−type semiconductor region 11 a. Whereas, the semiconductor region MD for drain has an n−type semiconductor region 11 b, and an n+type semiconductor region 12 b having a higher impurity concentration than that of the n−type semiconductor region 11 b. The n+type semiconductor region 12 a is deeper in junction depth and higher in impurity concentration than the n−type semiconductor region 11 a. Whereas, the n+type semiconductor region 12 b is deeper in junction depth, and higher in impurity concentration than the n−type semiconductor region 11 b. - Over the sidewalls of the memory gate electrode MG and the control gate electrode CG on respective sides thereof not adjacent to each other, there are formed sidewall spacers SW formed of an insulation film such as a silicon oxide film or a silicon nitride film, or a lamination film thereof, respectively. In other words, over the sidewall, namely, over the side surface of the memory gate electrode MG opposite to the side thereof adjacent to the control gate electrode CG via the gate insulation film GIm, and over the sidewall, namely, over the side surface of the control gate electrode CG opposite to the side thereof adjacent to the memory gate electrode MG via the gate insulation film GIm, there are formed the sidewall spacers SW, respectively.
- Incidentally, between the memory gate electrode MG and the sidewall spacer SW, between the control gate electrode CG and the sidewall spacer SW, and between the control gate electrode CG and the gate insulation film GIm, there may be interposed sidewall insulation films not shown, respectively.
- The n−
type semiconductor region 11 a is formed in self-alignment with the side surface of the memory gate electrode MG. Thetype semiconductor region 12 a is formed in self-alignment with the side surface of the sidewall spacer SW. Accordingly, the low-concentration n−type semiconductor region 11 a is formed under the sidewall spacer SW over the sidewall of the memory gate electrode MG. The high-concentrationtype semiconductor region 12 a is formed at the outside of the low-concentration n−type semiconductor region 11 a. Therefore, the low-concentration n−type semiconductor region 11 a is formed in such a manner as to be adjacent to the p type well PW1 as a channel region of the memory transistor MT. Whereas, the high-concentration n+type semiconductor region 12 a is formed in such a manner as to be in contact with the low-concentration n−type semiconductor region 11 a, and to be separated from the p type well PW1 as a channel region of the memory transistor MT by the distance corresponding to the n−type semiconductor region 11 a. - The n−
type semiconductor region 11 b is formed in self-alignment with the side surface of the control gate electrode CG. The n+type semiconductor region 12 b is formed in self-alignment with the side surface of the sidewall spacer SW. Accordingly, the low-concentration n−type semiconductor region 11 b is formed under the sidewall spacer SW over the sidewall of the control gate electrode CG. The high-concentration n+type semiconductor region 12 b is formed at the outside of the low-concentration n−type semiconductor region 11 b. Therefore, the low-concentration n−type semiconductor region 11 b is formed in such a manner as to be adjacent to the p type well PW1 as the channel region of the control transistor CT. Whereas, the high-concentration n+type semiconductor region 12 b is formed in such a manner as to be in contact with the low-concentration n−type semiconductor region 11 b, and to be separated from the p type well PW1 as the channel region of the control transistor CT by the distance corresponding to the n−type semiconductor region 11 b. - Under the gate insulation film GIm under the memory gate electrode MG, there is formed the channel region of the memory transistor. Under the gate insulation film GIt under the control gate electrode CG, there is formed the channel region of the control transistor CT.
- Over the n+
type semiconductor region 12 a, or over the n+type semiconductor region 12 b, namely, at the top surface of the n+type semiconductor region 12 a or the n+type semiconductor region 12 b, ametal silicide layer 13 is formed by a Salicide: Self Aligned Silicide) technology, or the like. Themetal silicide layer 13 is formed of, for example, a cobalt silicide layer, a nickel silicide layer, or a platinum-doped nickel silicide layer. Themetal silicide layer 13 can reduce the diffusion resistance and the contact resistance. Incidentally, themetal silicide layer 13 may be formed over the memory gate electrode MG. - Then, the configuration of a high breakdown voltage MISFET QH formed in the
peripheral circuit region 1B will be specifically described. - In the
peripheral circuit region 1B, the semiconductor device has an active region AR2 and an element isolation region IR2. The element isolation region IR2 is for isolating elements. In the element isolation region IR2, there is formed anelement isolation film 2. The active region AR2 is defined, namely, partitioned by the element isolation region IR2, and is electrically isolated from other active regions by the element isolation region IR2. In the active region AR2, there is formed a p type well PW2. Namely, the active region AR2 is a region including the p type well PW2 formed therein. The p type well PW2 has a p type conductivity type. - Incidentally, as described previously, in the cross sectional view of
FIG. 1 , for ease of understanding, theperipheral circuit region 1B is shown adjacent to thememory cell region 1A. Accordingly, in the cross sectional view ofFIG. 1 , there is shown an example in which the element isolation region IR1 in thememory cell region 1A is also the element isolation region IR2 in theperipheral circuit region 1B. - As shown in
FIG. 1 , in the p type well PW2 in theperipheral circuit region 1B, there is formed a high breakdown voltage MISFET QH. In theperipheral circuit region 1B, in actuality, there are formed a plurality of high breakdown voltage MISFETs QH.FIG. 1 shows a cross section perpendicular to the gate width direction of one high breakdown voltage MISFET QH of them. - As shown in
FIG. 1 , the high breakdown voltage MISFET QH has a semiconductor region formed of an n−type semiconductor region 11 c and antype semiconductor region 12 c, a gate insulation film GIH formed over the p type well PW2, and a gate electrode GEH formed over the gate insulation film GIH. The n−type semiconductor region 11 c and the n+type semiconductor region 12 c are formed in the upper layer part of the p type well PW2 of thesemiconductor substrate 1. The n−type semiconductor region 11 c and the n+type semiconductor region 12 c each have an n type conductivity type which is an opposite conductivity type to the p type conductivity type. - The gate insulation film GIH functions as the gate insulation film of the MISFET QH. The gate insulation film GIH is formed of an
insulation film 23 b. Theinsulation film 23 b is formed of a silicon oxide film, a silicon nitride film, or a silicon oxynitride film, or a high dielectric constant film having a higher relative dielectric constant than that of a silicon nitride film, namely, a so-called High-k film. As theinsulation film 23 b formed of a High-k film, there can be used, for example, a metal oxide film such as a hafnium oxide film, a zirconium oxide film, an aluminum oxide film, a tantalum oxide film, or a lanthanum oxide film - The gate electrode GEH is formed of a
conductive film 24 b. Theconductive film 24 b is formed of silicon, and is formed of, for example, an n type polysilicon film which is a polycrystal silicon film doped with an n type impurity. Specifically, the gate electrode GEH is formed of a patternedconductive film 24 b. As theconductive film 24 b, there can be used a conductive film different from theconductive film 4 a included in the control gate electrode CG. Accordingly, the film thickness TEH of the gate electrode GEH can be set different from the film thickness TG of the control gate electrode CG. - Incidentally, when the
metal silicide layer 13 is formed over the gate electrode GEH, the film thickness TEH of the gate electrode GEH can be defined as the distance from the bottom surface of the gate electrode GEH to the top surface of themetal silicide layer 13 formed over the gate electrode GEH. - The semiconductor regions each formed of the n−
type semiconductor region 11 c and the n+type semiconductor region 12 c are semiconductor regions for source and for drain, doped with an n+ type impurity, and each include a LDD structure as with the semiconductor regions MS and MD of the memory cell MC1. Namely, the n+type semiconductor region 12 c is shallower in junction depth, and higher in impurity concentration than the n−type semiconductor region 11 c. - Over the sidewall of the gate electrode GEH, there is formed a sidewall spacer SW formed of an insulation film such as a silicon oxide film or a silicon nitride film, or a lamination film thereof.
- Over the n+
type semiconductor region 12 c, namely, over the top surface of the n+type semiconductor region 12 c, as with over thetype semiconductor region 12 a, or over the n+type semiconductor region 12 b of the memory cell MC1, ametal silicide layer 13 is formed by a salicide technology, or the like. Incidentally, themetal silicide layer 13 may also be formed over the gate electrode GEH. - Then, the configuration of the low breakdown voltage MISFET QL formed in the
peripheral circuit region 1C will be specifically described. - In the
peripheral circuit region 1C, the semiconductor device has an active region AR3 and an element isolation region IR3. The element isolation region IR3 is for isolating elements. In the element isolation region IR3, there is formed anelement isolation film 2. The active region AR3 is defined, namely, partitioned by the element isolation region IR3, and is electrically isolated from other active regions by the element isolation region IR3. In the active region AR3, there is formed a p type well PW3. Namely, the active region AR3 is a region including the p type well PW3 formed therein. The p type well PW3 has a p type conductivity type. - Incidentally, as described previously, in the cross sectional view of
FIG. 1 , for ease of understanding, theperipheral circuit region 1C is shown adjacent to theperipheral circuit region 1B. Accordingly, in the cross sectional view ofFIG. 1 , there is shown an example in which the element isolation region IR2 in theperipheral circuit region 1B is also the element isolation region IR3 in theperipheral circuit region 1C. - As shown in
FIG. 1 , in the p type well PW3 in theperipheral circuit region 1C, there is formed a low breakdown voltage MISFET QL. In theperipheral circuit region 1C, in actuality, there are formed a plurality of MISFETs QL.FIG. 1 shows a cross section perpendicular to the gate width direction of one MISFET QL of them. - As shown in
FIG. 1 , the low breakdown voltage MISFET QL has a semiconductor region formed of an n−type semiconductor region 11 d and antype semiconductor region 12 d, a gate insulation film GIL formed over the p type well PW3, and a gate electrode GEL formed over the gate insulation film GIL. The n−type semiconductor region 11 d and the n+type semiconductor region 12 d are formed in the upper layer part of the p type well PW3 of thesemiconductor substrate 1. The n−type semiconductor region 11 d and the n+type semiconductor region 12 d each have an n type conductivity which is the opposite conductivity type to the p type conductivity type. - The gate insulation film GIL functions as the gate insulation film of the MISFET QL. The gate insulation film GIL is formed of an
insulation film 23 c. As theinsulation film 23 c, there can be used an insulation film formed at the same layer as theinsulation film 23 b included in the gate insulation film GIH of the MISFET QH. - The gate electrode GEL is formed of a
conductive film 24 c. As theconductive film 24 c, there can be used a conductive film formed at the same layer as theconductive film 24 b included in the gate electrode GEH of the MISFET QH. Further, the film thickness TEL of the gate electrode GEL can be set equal to the film thickness TEH of the gate electrode GEH. - Incidentally, when a
metal silicide layer 13 is formed over the gate electrode GEL, the film thickness TEL of the gate electrode GEL can be defined as the distance from the bottom surface of the gate electrode GEL to the top surface of themetal silicide layer 13 formed over the gate electrode GEL. - The semiconductor regions each formed of the n−
type semiconductor region 11 d and the n+type semiconductor region 12 d are semiconductor regions for source and for drain, doped with an n type impurity, and each include a LDD structure as with the semiconductor regions MS and MD of the memory cell MC1. Namely, the n+type semiconductor region 12 d is deeper in junction depth, and higher in impurity concentration than the n−type semiconductor region 11 d. - Over the sidewall of the gate electrode GEL, there is formed a sidewall spacer SW formed of an insulation film such as a silicon oxide film or a silicon nitride film, or a lamination film thereof.
- Over the n+
type semiconductor region 12 d, namely, over the top surface of the n+type semiconductor region 12 d, as with over the n+type semiconductor region 12 a, or over the n+type semiconductor region 12 b of the memory cell MC1, ametal silicide layer 13 is formed by a salicide technology, or the like. Incidentally, themetal silicide layer 13 may also be formed over the gate electrode GEL. - Incidentally, although not shown, the low breakdown voltage MISFET QL may have a hollow region. The conductivity type of the hollow region is the opposite conductivity type to the n−
type semiconductor region 11 d, and the same conductivity type as that of the p type well PW3. The hollow region is formed for suppressing the short channel characteristics (punch through). The hollow region is formed in such a manner as to include the n−type semiconductor region 11 d therein. The p type impurity concentration in the hollow region is higher than the p type impurity concentration in the p type well PW3. - As described previously, the MISFET QH formed in the
peripheral circuit region 1B is a high breakdown voltage MISFET. The MISFET QL formed in theperipheral circuit region 1C is a low breakdown voltage MISFET. The high breakdown voltage MISFET QH is an element for use in a circuit for performing input/output of a current between, for example, a semiconductor device and an external device thereof. On the other hand, the low breakdown voltage MISFET QL is an element which forms, for example, a logic circuit, and is required to operate at a high speed. For this reason, the gate length of the high breakdown voltage MISFET QH is longer than the gate length of the low breakdown voltage MISFET QL. Further, the driving voltage of the high breakdown voltage MISFET QH is higher than the driving voltage of the low breakdown voltage MISFET QL. The breakdown voltage of the high breakdown voltage MISFET QH is higher than the breakdown voltage of the low breakdown voltage MISFET QL. - Preferably, the film thickness TIH of the gate insulation film GIH is larger than the film thickness TIL of the gate insulation film GIL. As a result, the driving voltage of the high breakdown voltage MISFET QH can be set higher than the driving voltage of the low breakdown voltage MISFET QL.
- Alternatively, preferably, the p type impurity concentration in the p type well PW2 is lower than the p type impurity concentration in the p type well PW3. As a result, the driving voltage of the high breakdown voltage MISFET QH can be set higher than the driving voltage of the low breakdown voltage MISFET QL.
- Incidentally, the depth position of the bottom surface of the n−
type semiconductor region 11 c can be set deeper than the depth position of the bottom surface of the n−type semiconductor region 11 d. The depth position of the bottom surface of the n+type semiconductor region 12 c can be set substantially equal to the depth position of the bottom surface of the n+type semiconductor region 12 d. In this case, in the high breakdown voltage MISFET QH, the depth position of the bottom surface of the n+type semiconductor region 12 c is shallower than the depth position of the bottom surface of the n−type semiconductor region 11 c. On the other hand, in the low breakdown voltage MISFET QL, the depth position of the bottom surface of the n+type semiconductor region 12 d is deeper than the depth position of the bottom surface of the n−type semiconductor region 11 d. - Then, the configuration over the memory cell MC1 formed in the
memory cell region 1A, over the MISFET QH formed in theperipheral circuit region 1B, and over the MISFET QL formed in theperipheral circuit region 1C will be specifically described. - Over the
semiconductor substrate 1, aninsulation film 14 is formed in such a manner as to cover the cap insulation film. CP2, the gate insulation film GIm, the memory gate electrode MG, the gate electrode GEH, the gate electrode GEL, and the sidewall spacers SW. Theinsulation film 14 is formed of, for example, a silicon nitride film. - Over the
insulation film 14, there is formed aninterlayer insulation film 15. Theinterlayer insulation film 15 is formed of a single film of a silicon oxide film, a lamination film of a silicon nitride film and a silicon oxide film, or the like. The top surface of theinterlayer insulation film 15 is planarized. - In the
interlayer insulation film 15, there are formed contact holes CNT. In each contact hole CNT, there is embedded a conductive plug PG as a conductor part. - The plug PG is formed of a thin barrier conductor film formed at the bottom, and over the sidewall, namely, over the side surface of the contact hole CNT, and a main conductor film formed over the barrier conductor film in such a manner as to fill the contact hole CNT. In
FIG. 1 , for simplification of the drawing, the barrier conductor film and the main conductor film forming the plug PG are integrally shown. Incidentally, the barrier conductor film forming the plug PG can be set to be, for example, a titanium (Ti) film, a titanium nitride (TiN) film, or a lamination film thereof. The main conductor film forming the plug PG can be set to be a tungsten (W) film. - The contact holes CNT and the plugs PG embedded therein are formed over the n+
type semiconductor regions metal silicide layer 13 over the surface of each of the n+type semiconductor regions metal silicide layer 13 over the surface of the control gate electrode CG, or a part of themetal silicide layer 13 over the surface of the memory gate electrode MG. Alternatively, at the bottom of each contact hole CNT, there is exposed, for example, a part of themetal silicide layer 13 over the surface of the gate electrode GEH or the gate electrode GEL. Then, the plug PG is coupled to each exposed part. Incidentally,FIG. 1 shows a cross section in which a part of themetal silicide layer 13 over the surface of each of the n+type semiconductor regions - Over the
interlayer insulation film 15 filled with the plug PG, as a damascene wire as an embedded wire including, for example, copper (Cu) as a main conductive material, there is formed a first layer wire. Over the first layer wire, overlying layer wires are also formed as damascene wires, but herein, are not shown and are not described. Further, the first layer wire and wires at layers thereabove are not limited to damascene wires, can also be formed by patterning a wiring conductive film, and can be set to be, for example, a tungsten (W) wire or an aluminum (AL) wire. - Then, a description will be given to the operation of the memory cell MC1 formed in the
memory cell region 1A.FIG. 3 is a table showing one example of the conditions for application of a voltage to each site of the memory cell at the times of “write”, “erase”, and “read”. - In the table of
FIG. 3 , there are described the voltages Vmg to be applied to the memory gate electrode MG, the voltages VS to be applied to the semiconductor region MS, the voltages Vcg to be applied to the control gate electrode CG, and the voltages Vd to be applied to the semiconductor region MD at respective times of “write”, “erase”, and “read”. Further, in the table ofFIG. 3 , there are described the voltages Vb to be applied to the p type well PW1 at respective times of “write”, “erase”, and “read”. Incidentally, the example shown in the table ofFIG. 3 is one preferable example of the conditions for application of a voltage, is not exclusive, and if required, can be variously changed. - In the present First Embodiment, the injection of electrons into the
silicon nitride film 8 b which is the charge accumulation part in theinsulation film 8 of the memory transistor is defined as “write”. The injection of holes, namely, positive holes is defined as “erase”. Further, the power supply voltage Vdd is set at 1.5 V. - For the writing method, there can be used hot electron writing referred to as a so-called source side injection: SSI method. For example, such a voltage as shown in the row of “write” of
FIG. 3 is applied to each site of the memory cell MC1 for performing write. Thus, electrons are injected into thesilicon nitride film 8 b in the gate insulation film GIm of the memory cell MC1. Hot electrons are generated mainly in the channel region at a portion thereof situated under the memory gate electrode MG via the gate insulation film GIm, and are injected into thesilicon nitride film 8 b which is the charge accumulation part in the gate insulation film GIm. The injected hot electrons are trapped by the trap level in thesilicon nitride film 8 b in the gate insulation film GIm. As a result, the threshold voltage (Vth) of the memory transistor increases. - For the erasing method, there can be used a hot hole injection erasing method by a band-to-band tunneling: BTBT phenomenon. In other words, by injecting the holes, namely, positive holes generated by the BTBT phenomenon into the charge accumulation part, namely, the
silicon nitride film 8 b in the gate insulation film GIm, erase is performed. For example, such a voltage as shown in the row of “erase” ofFIG. 3 is applied to each site of the memory cell MC1 for performing erase. Thus, holes are generated by a BTBT phenomenon, and accelerated under an electric field. Accordingly, the holes are injected into thesilicon nitride film 8 b in the gate insulation film GIm of the memory cell MC1. As a result, the threshold voltage of the memory transistor is reduced. - For the erasing method, there can also be used an erasing method by hole injection using a direct tunneling phenomenon. In other words, by a direct tunneling phenomenon, holes are injected into the charge accumulation part, namely, the
silicon nitride film 8 b in the gate insulation film GIm, thereby to perform erase. Although not shown in the row of “erase” ofFIG. 3 , the voltage Vmg to be applied to the memory gate electrode MG is set at, for example, a positive voltage of 12 V, and the voltage Vb to be applied to the p type well PW1 is set at, for example, 0 V. As a result, holes are injected from the memory gate electrode MG side via thesilicon oxide film 8 c into the charge accumulation part, namely, thesilicon nitride film 8 b by a direct tunneling phenomenon, and cancel electrons in thesilicon nitride film 8 b. As a result, erase is performed. Alternatively, the holes injected into thesilicon nitride film 8 b are trapped by the trap level in thesilicon nitride film 8 b. As a result, erase is performed. This reduces the threshold voltage of the memory transistor, resulting in an erase state. When such an erasing method is used, the current consumption can be more reduced as compared with the case where the erasing method by a BTBT phenomenon is used. - For read, for example, such a voltage as shown in the row of “read” of
FIG. 3 is applied to each site of the memory cell MC1 for performing read. The voltage Vmg to be applied to the memory gate electrode MG for read is set at a value between the threshold voltage of the memory transistor in the write state and the threshold voltage of the memory transistor in the erase state. As a result, it is possible to discriminate between the write state and the erase state. - <Method for Manufacturing a Semiconductor Device>
- Then, a description will be given to a method for manufacturing the semiconductor device of the present First Embodiment.
-
FIGS. 4 and 5 are each a process flowchart showing some of the manufacturing steps of the semiconductor device of First Embodiment.FIGS. 6 to 20 are each an essential part cross sectional view of the semiconductor device of First Embodiment during a manufacturing step. Each cross sectional view ofFIGS. 6 to 20 shows an essential part cross sectional view of thememory cell region 1A, and theperipheral circuit regions memory cell region 1A, a MISFET QH is formed in theperipheral circuit region 1B, and a MISFET QL is formed in theperipheral circuit region 1C. - As described previously, the
memory cell region 1A and theperipheral circuit region 1B are not required to be adjacent to each other. Thememory cell region 1A and theperipheral circuit region 1C are not required to be adjacent to each other. Theperipheral circuit region 1B and theperipheral circuit region 1C are not required to be adjacent to each other. However, for ease of understanding, in each cross sectional view ofFIGS. 6 to 20 , theperipheral circuit region 1B is shown adjacent to thememory cell region 1A, and theperipheral circuit region 1C is shown adjacent to theperipheral circuit region 1B. - Further, in the present First Embodiment, a description will be given to the case where n channel type control transistor CT and memory transistor MT are formed in the
memory cell region 1A. However, the conductivity type can also be reversed to form p channel type control transistor CT and memory transistor MT in thememory cell region 1A. - Similarly, in the present First Embodiment, a description will be given to the case where an n channel type MISFET QH is formed in the
peripheral circuit region 1B. However, the conductivity type can also be reversed to form a p channel type MISFET QH in theperipheral circuit region 1B. Further, a CMISFET (Complementary MISFET) and the like can also be formed in theperipheral circuit region 1B. Further, similarly, in the present First Embodiment, a description will be given to the case where an n channel type MISFET QL is formed in theperipheral circuit region 1C. However, the conductivity type can also be reversed to form a p channel type MISFET QL in theperipheral circuit region 1C. Further, a CMISFET and the like can also be formed in theperipheral circuit region 1C. - As shown in
FIG. 6 , first, there is provided, namely, prepared asemiconductor substrate 1 as a semiconductor wafer formed of, for example, a p type single crystal silicon having a specific resistance of about 1 to 10 Ωcm (Step S1 ofFIG. 4 ). - Then, as shown in
FIG. 6 , there is formed an element isolation film 2 (Step S2 ofFIG. 4 ). Theelement isolation film 2 serves as an element isolation region IR1 for defining an active region AR1 in thememory cell region 1A at themain surface 1 a of thesemiconductor substrate 1. Further, theelement isolation film 2 serves as an element isolation region IR2 for defining an active region AR2 in theperipheral circuit region 1B at themain surface 1 a of thesemiconductor substrate 1, and serves as an element isolation region IR3 for defining an active region AR3 in theperipheral circuit region 1C at themain surface 1 a of thesemiconductor substrate 1. - The
element isolation film 2 is formed of an insulator such as silicon oxide, and can be formed by, for example, a STI (Shallow Trench Isolation) method or a LOCOS (Local Oxidization of Silicon) method. For example, in the element isolation regions IR1, IR2, and IR3, there are formed trenches for element isolation, respectively. Then, an insulation film formed of, for example, silicon oxide is embedded in each of the trenches for element isolation. As a result, theelement isolation film 2 can be formed. - Then, as shown in
FIG. 6 , in thememory cell region 1A, a p type well PW1 is formed in the active region AR1 (Step S3 ofFIG. 4 ). The p type well PW1 can be formed by doping a p type impurity such as boron (B) into thesemiconductor substrate 1 by an ion implantation method or the like. The p type well PW1 is formed to a prescribed depth from themain surface 1 a of thesemiconductor substrate 1. - Then, by wet etching using, for example, hydrofluoric acid (HF) aqueous solution, or the like, the natural oxide film at the surface of the
semiconductor substrate 1 is removed, and the surface of thesemiconductor substrate 1 is cleaned. Thus, the surface of thesemiconductor substrate 1 is purified. As a result, the surface of thesemiconductor substrate 1 is exposed, and the surface of the p type well PW1 is exposed in thememory cell region 1A. - Then, as shown in
FIG. 6 , entirely over themain surface 1 a of thesemiconductor substrate 1, there are formed aninsulation film 3 and a conductive film 4 (Step S4 ofFIG. 4 ). - In Step S4, first, as shown in
FIG. 6 , in thememory cell region 1A, and theperipheral circuit regions insulation film 3 is formed over themain surface 1 a of thesemiconductor substrate 1. Of theinsulation film 3, a portion formed in thememory cell region 1A is referred to as aninsulation film 3 a; a portion formed in theperipheral circuit region 1B is referred to as aninsulation film 3 b; and a portion formed in theperipheral circuit region 1C is referred to as aninsulation film 3 c. Theinsulation film 3 b is formed at the same layer as theinsulation film 3 a, and theinsulation film 3 c is formed at the same layer as theinsulation film 3 a. Theinsulation film 3 a is an insulation film for the gate insulation film GIt (seeFIG. 7 described later) of the memory cell MC1. Further, theinsulation film 3 a is formed over the p type well PW1. - In the example shown in
FIG. 6 , theinsulation film 3 b is formed integrally with theinsulation film 3 a, and theinsulation film 3 c is formed integrally with theinsulation film 3 a. However, theinsulation film 3 b may be formed apart from theinsulation film 3 a, and theinsulation film 3 c may be formed apart from theinsulation film 3 a. - As described previously as the
insulation film 3 a, as theinsulation film 3, there can be used a silicon oxide film, a silicon nitride film, or a silicon oxynitride film, or a High-k film, namely, a high dielectric constant film. Examples of the material usable as theinsulation film 3 are as described previously as theinsulation film 3 a. Further, theinsulation film 3 c can be formed using a thermal oxidation method, a sputtering method, an Atomic Layer Deposition: ALD method, a Chemical Vapor Deposition: CVD method, or the like. - In Step S4, then, as shown in
FIG. 6 , in thememory cell region 1A, and theperipheral circuit regions insulation film 3, there is formed aconductive film 4. Of theconductive film 4, a portion formed in thememory cell region 1A is referred to as aconductive film 4 a; a portion formed in theperipheral circuit region 1B is referred to as aconductive film 4 b; and a portion formed in theperipheral circuit region 1C is referred to as aconductive film 4 c. Theconductive film 4 b is formed at the same layer as theconductive film 4 a, and theconductive film 4 c is formed at the same layer as theconductive film 4 a. Theconductive film 4 a is a conductive film for the control gate electrode CG (seeFIG. 7 described later) of the memory cell MC1. - In the example shown in
FIG. 6 , theconductive film 4 b is formed integrally with theconductive film 4 a, and theconductive film 4 c is formed integrally with theconductive film 4 a. However, theconductive film 4 b may be formed apart from theconductive film 4 a, and theconductive film 4 c may be formed apart from theconductive film 4 a. - Preferably, the
conductive film 4 is formed of a polycrystal silicon film, namely, a polysilicon film. Such aconductive film 4 can be formed using a CVD method, or the like. The film thickness of theconductive film 4 can be set at a thickness enough to cover theinsulation film 3. Alternatively, the following is also possible: for deposition, theconductive film 4 is deposited as an amorphous silicon film; then, by a subsequent heat treatment, the amorphous silicon film is turned into a polycrystal silicon film. - As the
conductive film 4, it is preferable to use a film reduced in resistivity by being doped with an n type impurity such as phosphorus (P) or arsenic (As), or a p type impurity such as boron (B). The impurity can be doped during the deposition, or after the deposition of theconductive film 4. When the impurity is doped during the deposition of theconductive film 4, by allowing the gas for deposition of theconductive film 4 to contain a doping gas, it is possible to deposit the conductive film. 4 doped with the impurity. On the other hand, when the impurity is doped, after the deposition of a silicon film after depositing a silicon film without doping an impurity intentionally, the silicon film is doped with an impurity by an ion implantation method or the like. As a result, it is possible to form aconductive film 4 doped with an impurity. - Then, as shown in
FIG. 6 , entirely over themain surface 1 a of thesemiconductor substrate 1, namely, over theconductive film 4, there are formed aninsulation film 5 and an insulation film 6 (Step S5 ofFIG. 4 ). - In Step S5, first, as shown in
FIG. 6 , in thememory cell region 1A, and theperipheral circuit regions conductive film 4, there is formed aninsulation film 5. Theinsulation film 5 is an insulation film for a cap insulation film CP1 (seeFIG. 7 described later). - By thermally oxidizing the surface of the
conductive film 4 formed of, for example, a silicon film, it is possible to form aninsulation film 5 formed of a silicon oxide film having a thickness of, for example, about 6 nm. Alternatively, theinsulation film 5 formed of a silicon oxide film can also be formed using a CVD method in place of thermally oxidizing the surface of theconductive film 4 formed of a silicon film. - Further, for the materials for the
insulation film 5, insulation films formed of other materials can also be used in place of a silicon oxide film. Alternatively, without forming theinsulation film 5, theinsulation film 6 can also be formed directly on theconductive film 4. - In Step S5, then, as shown in
FIG. 6 , in thememory cell region 1A, and theperipheral circuit regions insulation film 5, there is formed theinsulation film 6. Theinsulation film 6 formed of, for example, a silicon nitride film can be formed using, for example, a CVD method. - Then, as shown in
FIG. 7 , theinsulation film 6, theinsulation film 5, and theconductive film 4 are patterned (Step S6 ofFIG. 4 ). In the Step S6, using, for example, photolithography and etching, theinsulation film 6, theinsulation film 5, and theconductive film 4 are patterned. - First, over the
insulation film 6, there is formed a resist film. Then, of thememory cell region 1A, in a region other than the region in which the control gate electrode CG is to be formed, there is formed an opening penetrating through the resist film, and reaching theinsulation film 6. This results in the formation of a resist pattern formed of a resist film including an opening formed therein. At this step, theinsulation film 6 at a portion thereof arranged in a region in which the control gate electrode CG is to be formed in thememory cell region 1A, and theinsulation film 6 at a portion thereof arranged in theperipheral circuit regions - Then, using the resist pattern as an etching mask, the
insulation film 6, theinsulation film 5, and theconductive film 4 are etched and patterned by, for example, dry etching. As a result, in thememory cell region 1A, there is formed a control gate electrode CG formed of theconductive film 4 a, and there is formed a gate insulation film GIt formed of theinsulation film 3 a between the control gate electrode CG and the p type well PW1 of thesemiconductor substrate 1. Namely, the control gate electrode CG is formed over the p type well PW1 of thesemiconductor substrate 1 via the gate insulation film GIt in thememory cell region 1A. - Further, there is formed a cap insulation film CP1 formed of the
insulation film 5 at a portion thereof formed over the control gate electrode CG. Thus, there is formed a cap insulation film CP2 formed of theinsulation film 6 at a portion thereof formed over the control gate electrode CG via the cap insulation film CP1. On the other hand, in theperipheral circuit regions insulation film 6, theinsulation film 5, and theconductive film 4 are left. In theperipheral circuit region 1B, theconductive film 4 b is left. In theperipheral circuit region 1C, theconductive film 4 c is left. Then, the resist pattern, namely, the resist film is removed. - Incidentally, in the
memory cell region 1A, theinsulation film 3 a at a portion thereof not covered with the control gate electrode CG can be removed by being subjected to dry etching of Step S6, or by being subjected to wet etching after dry etching of Step S6. Then, in a portion of thememory cell region 1A in which the control gate electrode CG is not formed, there is exposed the p type well PW1 of thesemiconductor substrate 1. - Incidentally, although not shown, in Step S6, after forming the control gate electrode CG and the cap insulation film CP1, using the cap insulation film CP1 and the control gate electrode CG as a mask, the p type well PW1 may be doped with an n type impurity by an ion implantation method.
- Then, as shown in
FIG. 8 , in theperipheral circuit regions insulation film 6 is removed (Step S7 ofFIG. 4 ). - In the Step S7, first, in the
memory cell region 1A, a resist film (not shown) is formed in such a manner as to cover the cap insulation film CP2 and the control gate electrode CG. Whereas, a resist film (not shown) is formed in such a manner as to cover theinsulation film 6 at a portion thereof left in theperipheral circuit regions conductive film 4 at a portion thereof left in theperipheral circuit regions conductive films - Then, the resist film is subjected to pattern exposure, followed by development. As a result, the resist film is patterned. Thus, the resist film is removed in the
peripheral circuit regions memory cell region 1A. This results in the formation of a resist pattern formed of the resist film at a portion thereof left in thememory cell region 1A. - Then, using the resist pattern as an etching mask, the
insulation film 6 is etched and removed by, for example, dry etching. As a result, as shown inFIG. 8 , theinsulation film 6 at a portion thereof left in theperipheral circuit regions memory cell region 1A, namely, the resist pattern is removed. - Incidentally, as shown in
FIG. 8 , the film thickness of theinsulation film 5 is smaller than the film thickness of theinsulation film 6. For this reason, when theinsulation film 6 at a portion thereof left in theperipheral circuit regions insulation film 5 at a portion thereof left in theperipheral circuit regions - Then, as shown in
FIG. 9 , there are formed aninsulation film 8 and a conductive film 9 (Step S8 ofFIG. 4 ). - In Step S8, first, as shown in
FIG. 9 , in thememory cell region 1A, and theperipheral circuit regions main surface 1 a of thesemiconductor substrate 1, there is formed aninsulation film 8 for the gate insulation film GIm of a memory transistor MT (seeFIG. 11 described later). At this step, in thememory cell region 1A, theinsulation film 8 is formed at the exposed portions of themain surface 1 a of thesemiconductor substrate 1, the side surface of the control gate electrode CG, and the top surface and the side surface of the cap insulation film CP2. Whereas, theinsulation film 8 is formed at the top surface and the side surface of theconductive film 4 at a portion thereof left in theperipheral circuit regions insulation film 8 is formed in such a manner as to cover themain surface 1 a of thesemiconductor substrate 1, the side surface of the control gate electrode CG, the surface of the cap insulation film CP2, and the surface of theconductive film 4 at a portion thereof left in theperipheral circuit regions - The
insulation film 8 is, as described previously, an insulation film having a charge accumulation part in the inside thereof, and is formed of a lamination film of asilicon oxide film 8 a, asilicon nitride film 8 b, and asilicon oxide film 8 c stacked sequentially from the bottom as insulation films. - Of the
insulation film 8, thesilicon oxide film 8 a can be formed at a temperature of, for example, about 900° C. by a thermal oxidation method, an ISSG oxidation method, or the like. Then, a nitriding treatment may be carried out at a temperature as high as, for example, about 1025° C. Whereas, of theinsulation film 8, thesilicon nitride film 8 b can be formed by, for example, a CVD method. Further, of theinsulation film 8, thesilicon oxide film 8 c can be formed by, for example, a CVD method. - First, at the exposed portions of the
main surface 1 a of thesemiconductor substrate 1, the side surface of the control gate electrode CG, the top surface and the side surface of the cap insulation film CP2, and the top surface and the side surface of theconductive film 4 at a portion thereof left in theperipheral circuit regions silicon oxide film 8 a is formed by, for example, a thermal oxidation method or an ISSG oxidation method. At this step, there are oxidized the exposed portions of themain surface 1 a of thesemiconductor substrate 1, the side surface of the control gate electrode CG, the top surface and the side surface of the cap insulation film CP2, and the top surface and the side surface of theconductive film 4 at a portion thereof left in theperipheral circuit regions silicon oxide film 8 a can be set at, for example, about 4 nm. - As another form, the
silicon oxide film 8 a can also be formed by an ALD method. At this step, silicon oxide is grown at the exposed portions of themain surface 1 a of thesemiconductor substrate 1, the side surface of the control gate electrode CG, the top surface and the side surface of the cap insulation film CP2, and the top surface and the side surface of theconductive film 4 at a portion thereof left in theperipheral circuit regions main surface 1 a of thesemiconductor substrate 1, the side surface of the control gate electrode CG, the top surface and the side surface of the cap insulation film CP2, and the top surface and the side surface of theconductive film 4 at a portion thereof left in theperipheral circuit regions - Then, over the
silicon oxide film 8 a, thesilicon nitride film 8 b is formed by, for example, a CVD method. Further, over thesilicon nitride film 8 b, thesilicon oxide film 8 c is formed by, for example, a CVD method or a thermal oxidation method, or both thereof. As a result, it is possible to form theinsulation film 8 formed of a lamination film of thesilicon oxide film 8 a, thesilicon nitride film 8 b, and thesilicon oxide film 8 c. - The
insulation film 8 formed in thememory cell region 1A functions as the gate insulation film of the memory gate electrode MG (seeFIG. 10 described later), and has an electrical charge holding function. Theinsulation film 8 has a structure in which thesilicon nitride film 8 b as a charge accumulation part is interposed between thesilicon oxide film 8 a and thesilicon oxide film 8 c as charge block layers. Then, each potential barrier height of the charge block layers formed ofsilicon oxide films silicon nitride film 8 b. - Incidentally, in the present First Embodiment, the
silicon nitride film 8 b is used as an insulation film having a trap level. Use of thesilicon nitride film 8 b is preferable in terms of reliability. However, the insulation film having a trap level is not limited to a silicon nitride film. There can be used a high dielectric constant film having a higher dielectric constant than that of a silicon nitride film such as an aluminum oxide (alumina) film, a hafnium oxide film, or a tantalum oxide film. - In the present First Embodiment, after performing the step of forming the
insulation film 8 of Step S8, theconductive film 4 at a portion thereof left in theperipheral circuit regions peripheral circuit region 1B, there is formed a p type well PW2 (seeFIG. 13 described later). In theperipheral circuit region 1C, there is formed a p type well PW3 (seeFIG. 13 described later). In the step of forming theinsulation film 8, as described previously, a high temperature treatment at, for example, about 1025° C. is performed. Therefore, in the present First Embodiment in which after forming theinsulation film 8, the p type wells PW2 and PW3 are formed, the n type impurity doped into the p type well PW2 or PW3 can be prevented from being diffused at high temperatures when theinsulation film 8 is formed. Then, it is possible to prevent a change in impurity concentration distribution in the p type well PW2, or the impurity concentration distribution in the p type well PW3. - In Step S8, then, as shown in
FIG. 9 , in thememory cell region 1A, and theperipheral circuit regions insulation film 8, there is formed aconductive film 9. - Preferably, the
conductive film 9 is formed of, for example, a polycrystal silicon film, namely, a polysilicon film. Such aconductive film 9 can be formed using a CVD method, or the like. Alternatively, the following is also possible: for deposition, theconductive film 9 is deposited as an amorphous silicon film; then, by a subsequent heat treatment, the amorphous silicon film is turned into a polycrystal silicon film. - As the conductive film. 9, it is preferable to use a film reduced in resistivity by being doped with an n type impurity such as phosphorus (P) or arsenic (As), or a p type impurity such as boron (B). The impurity can be doped during the deposition, or after the deposition of the
conductive film 9. Although theconductive film 9 can be doped with an impurity by ion implantation after the deposition of theconductive film 9, theconductive film 9 can also be doped with an impurity during the deposition of theconductive film 9. When the impurity is doped during the deposition of theconductive film 9, by allowing the gas for deposition of theconductive film 9 to contain a doping gas, it is possible to deposit theconductive film 9 doped with the impurity. - Then, as shown in
FIG. 10 , by an anisotropical etching technology, theconductive film 9 is etched back, thereby to form a memory gate electrode MG (Step S9 ofFIG. 4 ). - In the Step S9, the
conductive film 9 is etched back by the film thickness of theconductive film 9. Asa result, theconductive film 9 is left in a sidewall spacer shape via theinsulation film 8 over the sidewalls, namely, over the side surfaces on the opposite sides of the control gate electrode CG, and theconductive film 9 in other regions is removed. - As a result, as shown in
FIG. 10 , in thememory cell region 1A, there is formed a memory gate electrode MG formed of theconductive film 9 left in a sidewall spacer shape via theinsulation film 8 over the sidewall of the control gate electrode CG on a first side, namely, on the side on which the memory gate electrode MG adjacent to the control gate electrode CG is arranged, of the sidewalls on the opposite sides of the control gate electrode CG. Whereas, there is formed a spacer SP1 formed of theconductive film 9 left in a sidewall spacer shape via theinsulation film 8 over the sidewall of the control gate electrode CG opposite to the first side, namely, opposite to the side on which the memory gate electrode MG adjacent to the control gate electrode CG is arranged, of the sidewalls on the opposite sides of the control gate electrode CG. - The memory gate electrode MG is formed over the
insulation film 8 in such a manner as to be adjacent to the control gate electrode CG via theinsulation film 8. The memory gate electrode MG and the spacer SP1 are formed over the sidewalls on the mutually opposite sides of the control gate electrode CG, and have a substantially symmetric structure across the control gate electrode CG. - Over the control gate electrode CG, a cap insulation film CP2 is formed via the cap insulation film CP1. Therefore, the memory gate electrode MG is formed of the
conductive film 9 left in a sidewall spacer shape over the sidewall of the cap insulation film CP2 on the first side via theinsulation film 8. Whereas, the spacer SP1 is formed of theconductive film 9 left in a sidewall spacer shape via theinsulation film 8 over the sidewall of the cap insulation film CP2 opposite to the first side thereof. - Incidentally, over the side surface of the
conductive film 4 at a portion thereof left in theperipheral circuit region 1B, namely, theconductive film 4 b, and, over the side surface of theconductive film 4 at a portion thereof left in theperipheral circuit region 1C, namely, theconductive film 4 c, each spacer SP1 is also formed of theconductive film 9 left in a sidewall spacer shape via theinsulation film 8. - Between the memory gate electrode MG formed in Step S9 and the p type well PW1 of the
semiconductor substrate 1, and between the memory gate electrode MG and the control gate electrode CG, theinsulation film 8 is interposed. The memory gate electrode MG is formed of theconductive film 9 in contact with theinsulation film 8. - At the stage of having performed the etch back step of Step S9, portions of the
insulation film 8 not covered with any of the memory gate electrode MG and the spacer SP1, namely, portions of theinsulation film 8 not covered with any of the memory gate electrode MG and the spacer SP1 are exposed. Theinsulation film 8 under the memory gate electrode MG in thememory cell region 1A serves as the gate insulation film GIm of the memory transistor MT (seeFIG. 11 described later). Further, by adjusting the film thickness of theconductive film 9 formed in Step S8, it is possible to adjust the memory gate length. - Then, as shown in
FIG. 11 , the spacer SP1 and theinsulation film 8 are removed (Step S10 ofFIG. 4 ). - In Step S10, first, using photolithography, such a resist pattern (not shown) as to cover the memory gate electrode MG, and to expose the spacer SP1 is formed over the
semiconductor substrate 1. Then, by dry etching using the formed resist pattern as an etching mask, the spacer SP1 is removed. On the other hand, the memory gate electrode MG has been covered with a resist pattern, and hence is left without being etched. Then, the resist pattern is removed. - In Step S10, then, the
insulation film 8 at portions thereof not covered with the memory gate electrode MG is removed by etching such as wet etching. At this step, in thememory cell region 1A, theinsulation film 8 situated between the memory gate electrode MG and the p type well PW1, and between the memory gate electrode MG and the control gate electrode CG is left without being removed. Theinsulation film 8 in other regions is removed. At this step, in thememory cell region 1A, there is formed the gate insulation film GIm formed of theinsulation film 8 at a portion thereof left between the memory gate electrode MG and the p type well PW1, and at a portion thereof left between the memory gate electrode MG and the control gate electrode CG. - Incidentally, in Step S10, etching can also be performed so that, of the
insulation film 8, thesilicon oxide film 8 c and thesilicon nitride film 8 b are removed, and thesilicon oxide film 8 a is left without being removed. - Then, as shown in
FIG. 12 , there are formed aninsulation film 21 and an insulation film 22 (Step S11 ofFIG. 4 ). - In Step S11, first, in the
memory cell region 1A, and theperipheral circuit regions insulation film 21 is formed at themain surface 1 a of thesemiconductor substrate 1. At this step, theinsulation film 21 is formed in thememory cell region 1A in such a manner as to cover the exposed portions of themain surface 1 a of thesemiconductor substrate 1, the control gate electrode CG, the cap insulation film CP2, and the memory gate electrode MG. Further, theinsulation film 21 is formed in such a manner as to cover theconductive film 4 at a portion thereof left in theperipheral circuit region 1B, namely, theconductive film 4 b, and theconductive film 4 at a portion thereof left in theperipheral circuit region 1C, namely, theconductive film 4 c. - For example, at the exposed portions of the
main surface 1 a of thesemiconductor substrate 1, the side surface of the control gate electrode CG, the top surface and the side surface of the cap insulation film CP2, the surface of the memory gate electrode MG, and the top surface and the side surface of theconductive film 4 at a portion thereof left in theperipheral circuit regions insulation film 21 formed of a silicon oxide film is formed by a CVD method. At this step, the exposed portions of themain surface 1 a of thesemiconductor substrate 1, the side surface of the control gate electrode CG, the top surface and the side surface of the cap insulation film CP2, the surface of the memory gate electrode MG, and the top surface and the side surface of theconductive film 4 at a portion thereof left in theperipheral circuit regions - As another form, the
insulation film 21 formed of a silicon oxide film can also be formed by an ALD method. At this step, the exposed portions of themain surface 1 a of thesemiconductor substrate 1, the side surface of the control gate electrode CG, the top surface and the side surface of the cap insulation film CP2, the surface of the memory gate electrode MG, and the top surface and the side surface of theconductive film 4 at a portion thereof left in theperipheral circuit regions main surface 1 a of thesemiconductor substrate 1, the side surface of the control gate electrode CG, the top surface and the side surface of the cap insulation film CP2, the surface of the memory gate electrode MG, and the top surface and the side surface of theconductive film 4 at a portion thereof left in theperipheral circuit regions - In Step S11, then, in the
memory cell region 1A, and theperipheral circuit regions insulation film 21, there is formed aninsulation film 22. Theinsulation film 22 formed of, for example, a silicon nitride film is formed using, for example, a CVD method. - Then, as shown in
FIG. 13 , in theperipheral circuit regions insulation film 22, theinsulation film 21, and theconductive film 4 are removed (Step S12 ofFIG. 5 ). - In Step S12, first, in the
memory cell region 1A, a resist film (not shown) is formed in such a manner as to cover the cap insulation film CP2 and the control gate electrode CG via theinsulation film 21 and theinsulation film 22. Whereas, a resist film (not shown) is formed in such a manner as to cover theconductive film 4 at a portion thereof left in theperipheral circuit regions insulation film 21 andinsulation film 22. - Then, the resist film is subjected to pattern exposure, followed by development. As a result, the resist film is patterned. Thus, the resist film is removed in the
peripheral circuit regions memory cell region 1A. This results in the formation of a resist film formed of the resist film at a portion thereof left in thememory cell region 1A. - Then, using the resist pattern as an etching mask, the
insulation film 22, theinsulation film 21, and theconductive film 4 are etched and removed by, for example, dry etching. As a result, as shown inFIG. 13 , theconductive film 4 at a portion thereof left in theperipheral circuit regions peripheral circuit region 1B, theconductive film 4 b can be removed, and in theperipheral circuit region 1C, theconductive film 4 c can be removed. Then, the resist film at a portion thereof left in thememory cell region 1A, namely, the resist pattern is removed. - Step S11 and Step S12 are performed, thereby to leave the
insulation film 21 and theinsulation film 22 in thememory cell region 1A. As a result, the following can be prevented or inhibited: in the steps subsequent to Step S12 (Step S13 to Step S16), for example, when theinsulation film 23 is formed, the upper layer part of the p type well PW1 situated at a portion thereof adjacent to the control gate electrode CG or the memory gate electrode MG is oxidized to form a gate bird's beak. Alternatively, the following can be prevented or inhibited: in the steps subsequent to Step S12 (Step S13 to Step S16), for example, when theinsulation film 23 is formed, the surface of the control gate electrode CG or the memory gate electrode MG is oxidized, so that, for example, the gate length varies. Therefore, it is possible to prevent or inhibit the deterioration of the characteristics of the nonvolatile memory. This can improve the performances of the semiconductor device having a nonvolatile memory. - Incidentally, when a high breakdown voltage MISFET QH (see
FIG. 19 described later) is not formed in theperipheral circuit region 1B, theinsulation film 21 and theinsulation film 22 are not required to be formed. Namely, when a high breakdown voltage MISFET QH is not formed in theperipheral circuit region 1B, the following procedure may be adopted: after performing Step S10, Step S11 is not performed; and in Step S12, theconductive film 4 is removed, and then, the step of Step S13 is performed. When a high breakdown voltage MISFET QH is not formed in theperipheral circuit region 1B, the heat treatment time in an oxidizing atmosphere is shortened, for example, for forming theinsulation film 23 in Step S14 described later. For this reason, even when theinsulation film 21 and theinsulation film 22 are not formed, it is possible to prevent or inhibit the formation of the gate bird's beak, or the oxidation of the surface of the control gate electrode CG or the memory gate electrode MG. - Further, the step of removing the
conductive films conductive films main surface 1 a of thesemiconductor substrate 1 at portions thereof at which the p type wells PW2 and PW3 are formed. - Then, as shown in
FIG. 13 , in theperipheral circuit region 1B, the p type well PW2 is formed in the active region AR2, and in theperipheral circuit region 1C, the p type well PW3 is formed in the active region AR3 (Step S13 ofFIG. 5 ). The p type well PW2 and the p type well PW3 can be formed in the same manner as with the p type well PW1 by doping a p type impurity such as boron (B) into thesemiconductor substrate 1 by an ion implantation method or the like. The p type well PW2 and the p type well PW3 are formed to a prescribed depth from themain surface 1 a of thesemiconductor substrate 1. - Preferably, the p type impurity concentration in the p type well PW2 is lower than the p type impurity concentration in the p type well PW3. As a result, the driving voltage of the high breakdown voltage MISFET QH (see
FIG. 19 described later) can be set higher than the driving voltage of the low breakdown voltage MISFET QL (seeFIG. 19 described later). - Then, for example, by wet etching using a hydrofluoric acid (HF) aqueous solution, the natural oxide film over the surface of the
semiconductor substrate 1 is removed. Thus, the surface of thesemiconductor substrate 1 is cleaned, and thereby, the surface of thesemiconductor substrate 1 is purified. As a result, in theperipheral circuit regions semiconductor substrate 1, namely, the surfaces of the p type wells PW2 and PW3 are exposed. - Then, as shown in
FIG. 14 , entirely over themain surface 1 a of thesemiconductor substrate 1, there are formed aninsulation film 23 and a conductive film 4 (Step S14 ofFIG. 5 ). - In Step S14, first, as shown in
FIG. 14 , in thememory cell region 1A, and theperipheral circuit regions insulation film 23 is formed over themain surface 1 a of thesemiconductor substrate 1. Of theinsulation film 23, a portion formed in thememory cell region 1A is referred to as aninsulation film 23 a; a portion formed in theperipheral circuit region 1B is referred to as aninsulation film 23 b; and a portion formed in theperipheral circuit region 1C is referred to as aninsulation film 23 c. Theinsulation film 23 b is formed at the same layer as theinsulation film 23 a, and theinsulation film 23 c is formed at the same layer as theinsulation film 23 a. Theinsulation film 23 b is an insulation film for a gate insulation film GIH (seeFIG. 16 described later) of a MISFET QH (seeFIG. 19 described later). Theinsulation film 23 c is an insulation film for a gate insulation film GIL (seeFIG. 16 described later) of a MISFET QL (seeFIG. 19 described later). Further, theinsulation film 23 b is formed over the p type well PW2, and theinsulation film 23 c is formed over the p type well PW3. - In the example shown in
FIG. 14 , theinsulation film 23 b is formed integrally with theinsulation film 23 a. Theinsulation film 23 c is formed integrally with theinsulation film 23 a. However, theinsulation film 23 b may be formed apart from theinsulation film 23 a. Theinsulation film 23 c may be formed apart from theinsulation film 23 a. - As described previously as the
insulation film 23 b, as theinsulation film 23, there can be used a silicon oxide film, a silicon nitride film, or a silicon oxynitride film, or a High-k film, namely, a high dielectric constant film. Examples of the material usable as theinsulation film 23 are as described previously as theinsulation film 23 b. Further, theinsulation film 23 can be formed using a thermal oxidation method, a sputtering method, an ALD method, a CVD method, or the like. - As described previously, the MISFET QH (see
FIG. 19 described later) formed in theperipheral circuit region 1B is a high breakdown voltage MISFET. The MISFET QL (seeFIG. 19 described later) formed in theperipheral circuit region 1C is a low breakdown voltage MISFET. Accordingly, preferably, the film thickness TIb of theinsulation film 23 b for the gate insulation film GIH (seeFIG. 16 described later) is larger than the film thickness TIc of theinsulation film 23 c for the gate insulation film GIL (seeFIG. 16 described later). In such a case, theinsulation film 23 b is formed of a lamination film of the insulation film formed by oxidizing the upper surface of the p type well PW2, and the insulation film formed by, for example, a CVD method. Whereas, theinsulation film 23 c is formed of the insulation film formed by oxidizing the upper surface of the p type well PW3. With such a method, the film thickness TIb of theinsulation film 23 b can be set larger than the film thickness TIc of theinsulation film 23 c. - In Step S14, then, as shown in
FIG. 14 , in thememory cell region 1A, and theperipheral circuit regions conductive film 24 is formed over theinsulation film 23. Of theconductive film 24, a portion formed in thememory cell region 1A is referred to as aconductive film 24 a; a portion formed in theperipheral circuit region 1B is referred to as aconductive film 24 b; and a portion formed in theperipheral circuit region 1C is referred to as aconductive film 24 c. Theconductive film 24 b is formed at the same layer as theconductive film 24 a, and theconductive film 24 c is formed at the same layer as theconductive film 24 a. Theconductive film 24 b is a conductive film for a gate electrode GEH (seeFIG. 16 described later) of a MISFET QH (seeFIG. 19 described later). Theconductive film 24 c is a conductive film for a gate electrode GEL (seeFIG. 16 described later) of a MISFET QL (seeFIG. 19 described later). - In the example shown in
FIG. 14 , theconductive film 24 b is formed integrally with the conductive film. 24 a. Theconductive film 24 c is formed integrally with theconductive film 24 a. However, theconductive film 24 b may be formed apart from theconductive film 24 a. Theconductive film 24 c may be formed apart from theconductive film 24 a. - Preferably, the
conductive film 24 is formed of a polycrystal silicon film, namely, a polysilicon film. Such aconductive film 24 can be formed using a CVD method, or the like. The film thickness of theconductive film 24 can be set at a thickness enough to cover theinsulation film 23. Alternatively, the following is also possible: for deposition, theconductive film 24 is deposited as an amorphous silicon film; then, by a subsequent heat treatment, the amorphous silicon film is turned into a polycrystal silicon film. - As the
conductive film 24, it is preferable to use a film reduced in resistivity by being doped with an n type impurity such as phosphorus (P) or arsenic (As), or a p type impurity such as boron (B). The impurity can be doped during the deposition, or after the deposition of theconductive film 24. When the impurity is doped during the deposition of theconductive film 24, by allowing the gas for deposition of theconductive film 24 to contain a doping gas, it is possible to deposit theconductive film 24 doped with the impurity. On the other hand, when the impurity is doped after the deposition of a silicon film, after depositing a silicon film without doping an impurity intentionally, the silicon film is doped with an impurity by an ion implantation method or the like. As a result, it is possible to form aconductive film 24 doped with an impurity. - The film thickness TEc of the
conductive film 24 c can be set equal to the film thickness TEb of theconductive film 24 b. Each of the film thickness TEb of theconductive film 24 b and the film thickness TEc of theconductive film 24 c can be set different from the film thickness TG of the control gate electrode CG. - Then, as shown in
FIG. 15 , in thememory cell region 1A, there is removed the conductive film 24 (Step S15 ofFIG. 5 ). - In Step S15, first, in the
memory cell region 1A, and theperipheral circuit regions conductive film 24. Then, the resist film is subjected to pattern exposure, followed by development. As a result, the resist film is patterned. Thus, the resist film is removed in thememory cell region 1A, and the resist film is left in theperipheral circuit regions peripheral circuit regions - Then, using the resist pattern as an etching mask, the
conductive film 24 is etched and removed by, for example, dry etching. As a result, as shown inFIG. 15 , theconductive film 24 at a portion thereof left in thememory cell region 1A, namely, theconductive film 24 a can be removed. Then, the resist film at a portion thereof left in theperipheral circuit regions - Incidentally, in Step S15, as shown in
FIG. 15 , when theconductive film 24 is removed in thememory cell region 1A, theinsulation film 23 may be removed together with theconductive film 24 in thememory cell region 1A. - Alternatively, in Step S15, when the
conductive film 24 and theinsulation film 23 are removed in thememory cell region 1A, theinsulation film 22 and theinsulation film 21 at portions thereof left in thememory cell region 1A may be removed. However, in the case where theinsulation film 22 and theinsulation film 21 at portions thereof left in thememory cell region 1A are removed when theconductive film 24 and theinsulation film 23 are removed, subsequently, before performing the step of Step S16 described later, preferably, insulation films corresponding to theinsulation film 21 and theinsulation film 22 are formed again in thememory cell region 1A. - Then, as shown in
FIG. 16 , in theperipheral circuit regions conductive film 24 is patterned (Step S16 ofFIG. 5 ). In the Step S16, using, for example, photolithography and etching, in theperipheral circuit regions conductive film 24 is patterned. - First, entirely over the
main surface 1 a of thesemiconductor substrate 1, there is formed a resist film. Then, of theperipheral circuit region 1B, in a region other than the region in which the gate electrode GEH is to be formed, there is formed an opening penetrating through the resist film, and reaching theconductive film 24. Of theperipheral circuit region 1C, in a region other than the region in which the gate electrode GEL is to be formed, there is formed an opening penetrating through the resist film, and reaching theconductive film 24. Then, there is formed a resist pattern formed of the resist film including the openings formed in theperipheral circuit regions conductive film 24 b at a portion thereof arranged in the region in which the gate electrode GEH is to be formed of theperipheral circuit region 1B, and theconductive film 24 c at a portion thereof arranged in a region in which the gate electrode GEL is to be formed of theperipheral circuit region 1C are covered with the resist film. Whereas, theinsulation film 22 at a portion thereof left in thememory cell region 1A is covered with the resist film. - Then, using the resist pattern as an etching mask, the
conductive film 24 is etched and patterned by, for example, dry etching. - As a result, in the
peripheral circuit region 1B, there is formed the gate electrode GEH formed of theconductive film 24 b, and there is formed a gate insulation film GIH formed of theinsulation film 23 b between the gate electrode GEH and the p type well PW2 of thesemiconductor substrate 1. Namely, the gate electrode GEH is formed over the p type well PW2 of thesemiconductor substrate 1 via the gate insulation film GIH in theperipheral circuit region 1B. - Whereas, in the
peripheral circuit region 10, there is formed the gate electrode GEL formed of theconductive film 24 c, and there is formed the gate insulation film GIL formed of theinsulation film 23 c between the gate electrode GEL and the p type well PW3 of thesemiconductor substrate 1. Namely, the gate electrode GEL is formed over the p type well PW3 of thesemiconductor substrate 1 via the gate insulation film GIL in theperipheral circuit region 10. - On the other hand, in the
memory cell region 1A, the memory gate electrode MG and the control gate electrode CG are covered with the resist pattern via theinsulation film 21 and theinsulation film 22. For this reason, the memory gate electrode MG and the control gate electrode CG are not etched. Then, the resist pattern, namely, the resist film is removed. - Incidentally, in the
peripheral circuit region 1B, theinsulation film 23 b at a portion thereof not covered with the gate electrode GEH can be removed by being subjected to dry etching of Step S16, or by being subjected to wet etching after dry etching of Step S16. Whereas, in theperipheral circuit region 1C, theinsulation film 23 c at a portion thereof not covered with the gate electrode GEL can be removed by being subjected to dry etching of Step S16, or by being subjected to wet etching after dry etching of Step S16. - As described previously, when the film thickness TIb (see
FIG. 14 ) of theinsulation film 23 b is larger than the film thickness TIc (seeFIG. 14 ) of theinsulation film 23 c, the film thickness TIH of the gate insulation film GIH formed of theinsulation film 23 b is larger than the the film thickness TIL of the gate insulation film GIL formed of theinsulation film 23 c. As a result, the gate insulation film GIH can be allowed to serve as the gate insulation film of the high breakdown voltage MISFET QH (seeFIG. 19 described later), and the gate insulation film GIL can be allowed to serve as the gate insulation film of the low breakdown voltage MISFET QL (seeFIG. 19 described later). - Further, as described previously, the film thickness TEc (see
FIG. 14 ) of theconductive film 24 c can be set equal to the film thickness TEb (seeFIG. 14 ) of theconductive film 24 b. Each of the film thickness TEb of theconductive film 24 b and the film thickness TEc of theconductive film 24 c can be set different from the film thickness TG of the control gate electrode CG. Therefore, the film thickness TEL of the gate electrode GEL formed of theconductive film 24 c can be set equal to the the film thickness TEH of the gate electrode GEH formed of theconductive film 24 b. Each of the film thickness TEH of the gate electrode GEH and the film thickness TEL of the gate electrode GEL can be set different from the film thickness TG of the control gate electrode CG. - Then, as shown in
FIG. 17 , theinsulation film 22 and theinsulation film 21 are removed (Step S17 ofFIG. 5 ). - In Step S17, first, in the
memory cell region 1A, a resist film (not shown) is formed in such a manner as to cover the cap insulation film CP2, the control gate electrode CG, and the memory gate electrode MG via theinsulation film 21 and theinsulation film 22. Whereas, a resist film (not shown) is formed in such a manner as to cover the gate electrode GEH in theperipheral circuit region 1B, and to cover the gate electrode GEL in theperipheral circuit region 1C. - Then, the resist film is subjected to pattern exposure, followed by development. As a result, the resist film is patterned. Thus, the resist film is removed in the
memory cell region 1A, and the resist film is left in theperipheral circuit regions peripheral circuit regions - Then, using the resist pattern as an etching mask, the
insulation film 22 and theinsulation film 21 are etched and removed by, for example, dry etching. As a result, as shown inFIG. 17 , theinsulation film 22 at a portion thereof left in thememory cell region 1A, and theinsulation film 21 at a portion thereof left in thememory cell region 1A can be fully removed. Then, the resist film at a portion thereof left in theperipheral circuit regions - Then, as shown in
FIG. 18 , n−type semiconductor regions FIG. 5 ). In the Step S18, an n type impurity such as arsenic (As) or phosphorus (P) is doped into the p type wells PW1, PW2, and PW3 of thesemiconductor substrate 1 using the control gate electrode CG, the memory gate electrode MG, the gate electrode GEH, and the gate electrode GEL as a mask. This results in the formation of n−type semiconductor regions - At this step, the n−
type semiconductor region 11 a is formed in self-alignment with the side surface of the memory gate electrode MG in thememory cell region 1A. The n−type semiconductor region 11 b is formed in self-alignment with the side surface of the control gate electrode CG in thememory cell region 1A. Further, the n−type semiconductor region 11 c is formed in self-alignment with the side surface of the gate electrode GEH in theperipheral circuit region 1B. The n−type semiconductor region 11 d is formed in self-alignment with the side surface of the gate electrode GEL in theperipheral circuit region 1C. - In the example shown in
FIG. 18 , the injection energy for forming the n−type semiconductor region 11 c with an ion implantation method is set larger than the injection energy for forming the n−type semiconductor region 11 d by an ion implantation method. As a result, the depth position of the bottom surface of the n−type semiconductor region 11 c can be set deeper than the depth position of the bottom surface of the n−type semiconductor region 11 d. - Incidentally, the n−
type semiconductor regions - Then, as shown in
FIG. 19 , sidewall spacers SW are formed over the sidewall of the control gate electrode CG, over the sidewall of the memory gate electrode MG, over the sidewall of the gate electrode GEH, and, over the sidewall of the gate electrode GEL (Step S19 ofFIG. 5 ). - First, entirely over the
main surface 1 a of thesemiconductor substrate 1, an insulation film for the sidewall spacer SW is formed. The formed insulation film is etched back by, for example, anisotropic etching. In this manner, the insulation film is selectively left over the sidewall of the control gate electrode CG, over the sidewall of the memory gate electrode MG, over the sidewall of the gate electrode GEH, and over the sidewall of the gate electrode GEL, thereby to form the sidewall spacers SW. The sidewall spacer SW is formed of an insulation film such as a silicon oxide film or a silicon nitride film, or a lamination film thereof. - Then, as shown in
FIG. 19 , n+type semiconductor regions FIG. 5 ). In the Step S20, an n type impurity such as arsenic (As) or phosphorus (P) is doped into the p type wells PW1, PW2, and PW3 of thesemiconductor substrate 1, using the control gate electrode CG, the memory gate electrode MG, the gate electrode GEH, and the gate electrode GEL, and the sidewall spacers SW over their respective sidewalls as a mask. This results in the formation of the n+type semiconductor regions - At this step, the n+
type semiconductor region 12 a is formed in self-alignment with the sidewall spacer SW over the sidewall of the memory gate electrode MG in thememory cell region 1A. Whereas, the n+type semiconductor region 12 b is formed in self-alignment with the sidewall spacer SW over the sidewall of the control gate electrode CG in thememory cell region 1A. Further, the n+type semiconductor regions 12 c are formed in self-alignment with the sidewall spacers SW over the opposite sidewalls of the gate electrode GEH in theperipheral circuit region 1B. Thetype semiconductor regions 12 d are formed in self-alignment with the sidewall spacers SW over the opposite sidewalls of the gate electrode GEL in theperipheral circuit region 1C. As a result, a LDD structure is formed. - In the present First Embodiment, the injection energy for forming the n+
type semiconductor regions 12 c by an ion implantation method is set substantially equal to the injection energy for forming the n+type semiconductor regions 12 d by an ion implantation method. As a result, the depth position of the bottom surface of each n+type semiconductor region 12 c can be set substantially equal to the depth position of the bottom surface of each n+type semiconductor region 12 d. Therefore, the depth position of the bottom surface of each it typesemiconductor region 12 c can be set shallower than the depth position of the bottom surface of each n−type semiconductor region 11 c, and the depth position of the bottom surface of each n+type semiconductor region 12 d can be set deeper than the depth position of the bottom surface of each n−type semiconductor region 11 d. - Incidentally, the n−
type semiconductor regions - In this manner, the n−
type semiconductor region 11 a, and the n+type semiconductor region 12 a having a higher impurity concentration than that form an n type semiconductor region MS functioning as the source region of the memory transistor MT. Whereas, the n−type semiconductor region 11 b, and the n+type semiconductor region 12 b having a higher impurity concentration than that form an n type semiconductor region MD functioning as the drain region of the control transistor CT. The semiconductor region MS is, in a plan view, formed in the upper layer part of the p type well PW1 at a portion thereof situated opposite to the control gate electrode CG across the memory gate electrode MG. The semiconductor region MD is, in a plan view, formed in the upper layer part of the p type well PW1 at a portion thereof situated opposite to the memory gate electrode MG across the control gate electrode CG. - Then, there is performed activating annealing which is a heat treatment for activating the impurities doped into the n−
type semiconductor regions type semiconductor regions - As a result, as shown in
FIG. 19 , in thememory cell region 1A, there are formed the control transistor CT and the memory transistor MT. The control transistor CT and the memory transistor MT form a memory cell MC1 as a nonvolatile memory. Namely, the control gate electrode CG, the gate insulation film GIt, the memory gate electrode MG, and the gate insulation film GIm form the memory cell MC1 as a nonvolatile memory. - Further, as shown in
FIG. 19 , in theperipheral circuit region 1B, there is formed a high breakdown voltage MISFET QH. In theperipheral circuit region 1C, there is formed a low breakdown voltage MISFET QL. Namely, the gate electrode GEH and the gate insulation film GIH form a high breakdown voltage MISFET QH, and the gate electrode GEL and the gate insulation film GIL form a low breakdown voltage MISFET QL. - Then, as shown in
FIG. 20 , there are formed ametal silicide layer 13, aninsulation film 14, and an interlayer insulation film 15 (Step S21 ofFIG. 5 ). - In Step S21, first, as shown in
FIG. 20 , there is formed themetal silicide layer 13. Entirely over themain surface 1 a of thesemiconductor substrate 1, a metal film is formed in such a manner as to cover the cap insulation film CP2, the gate insulation film GIm, the memory gate electrode MG, the gate electrodes GEH and GEL, and the sidewall spacers SW. The metal film is formed of, for example, a cobalt (Co) film, a nickel (Ni) film, or a nickel platinum alloy film, and can be formed using a sputtering method, or the like. Then, thesemiconductor substrate 1 is subjected to a heat treatment. As a result, respective upper layer parts of the n+type semiconductor regions metal silicide layer 13 over each of the n+type semiconductor regions - The
metal silicide layer 13 can be set as, for example, a cobalt silicide layer, a nickel silicide layer, or a platinum-doped nickel silicide layer. Then, the unreacted metal film is removed. By performing such a so-called salicide process, themetal silicide layer 13 can be formed over each of the n+type semiconductor regions FIG. 20 . Incidentally, the metal silicide layers 13 can also be formed over the memory gate electrode MG, over the gate electrode GEH, and over the gate electrode GEL. - In Step S21, then, as shown in
FIG. 20 , there is formed aninsulation film 14. Theinsulation film 14 is formed in such a manner as to cover the cap insulation film CP2, the gate insulation film GIm, the memory gate electrode MG, the gate electrodes GEH and GEL, and the sidewall spacers SW. Theinsulation film 14 is formed of, for example, a silicon nitride film. Theinsulation film 14 can be formed by, for example, a CVD method. - In Step S21, then, as shown in
FIG. 20 , aninterlayer insulation film 15 is formed over theinsulation film 14. Theinterlayer insulation film 15 is formed of a single film of a silicon oxide film, a lamination film of a silicon nitride film and a silicon oxide film, or the like. After forming theinterlayer insulation film 15 by, for example, a CVD method, the top surface of theinterlayer insulation film 15 is planarized. - Then, as shown in
FIG. 1 , there are formed plugs PG penetrating through the interlayer insulation film 15 (Step S22 ofFIG. 5 ). First, using the resist pattern (not shown) formed over theinterlayer insulation film 15 using photolithography as an etching mask, theinterlayer insulation film 15 is dry etched. As a result, contact holes CNT are formed in theinterlayer insulation film 15. Then, in each contact hole CNT, there is formed a conductive plug PG formed of tungsten (W) or the like as a conductor part. - For forming the plugs PG, for example, over the
interlayer insulation film 15 including the insides of the contact holes CNT, there is formed a barrier conductor film formed of, for example, a titanium (Ti) film, a titanium nitride (TiN) film, or a lamination film thereof. Then, over the barrier conductor film, a main conductor film formed of a tungsten (W) film, or the like is formed in such a manner as to fill the contact holes CNT. The unnecessary portions of the main conductor film and the barrier conductor film over theinterlayer insulation film 15 are removed by a CMP (Chemical Mechanical Polishing) method, an etch back method, or the like. As a result, the plugs PG can be formed. Incidentally, for simplification of the drawing, the barrier conductor film and the main conductor film forming the plug PG are integrally shown. - The contact holes CNT and the plugs PG embedded therein are formed over the n+
type semiconductor regions metal silicide layer 13 over the surface of each of the n+type semiconductor regions metal silicide layer 13 over the surface of the control gate electrode CG, or a part of themetal silicide layer 13 over the surface of the memory gate electrode MG. Alternatively, at the bottom of each contact hole CNT, there is exposed, for example, a part of themetal silicide layer 13 over the gate electrode GEH or a part of themetal silicide layer 13 over the gate electrode GEL. - Incidentally,
FIG. 1 shows a cross section in which a part of themetal silicide layer 13 over each of the n+type semiconductor regions - In the manner up to this point, there is manufactured the semiconductor device of the present First Embodiment described by reference to
FIG. 1 . Incidentally, over theinterlayer insulation film 15 including the plugs PG embedded therein, a wire including, for example, copper (Cu) as the main conductive film can be formed using, for example, a damascene technology, but a description thereon is herein omitted. - <Regarding the Characteristic Variations of MISFETs Formed in the Peripheral Circuit Regions>
- Then, the characteristic variations of a MISFETs formed in the peripheral circuit regions will be described with comparison with a manufacturing method of a semiconductor device of Comparative Example.
FIG. 21 is an essential part cross sectional view of the semiconductor device of Comparative Example during a manufacturing step. - With the method for manufacturing the semiconductor device of Comparative Example, in the same manner as with the method for manufacturing the semiconductor device of First Embodiment, the steps corresponding to Step S1 and Step S2 of
FIG. 4 are performed. Then, with the method for manufacturing the semiconductor device of Comparative Example, as distinct from the manufacturing step of the semiconductor device of First Embodiment, in the step corresponding to Step S3 ofFIG. 4 , in theperipheral circuit region 1B, a p type well PW2 is formed in the active region AR2, and in theperipheral circuit region 1C, a p type well PW3 is formed in the active region AR3. - With the method for manufacturing the semiconductor device of Comparative Example, then, the steps corresponding to Step S4 to Step S8 of
FIG. 4 are performed. As a result, as shown inFIG. 21 , there are formed aninsulation film 8 as an ONO film and aconductive film 9. - However, when the
insulation film 8 as an ONO film is formed, as described previously, a high temperature treatment at, for example, 1025° C. is carried out. Therefore, in Comparative Example, before forming theinsulation film 8, the p type well PW3 as a semiconductor region has already been formed in theperipheral circuit region 1C. For this reason, the n type impurity doped into the p type well PW3 for forming theinsulation film 8 is diffused at high temperatures. This results in a change in impurity concentration distribution in the p type well PW3. Therefore, the threshold voltage of the MISFET QL formed in theperipheral circuit region 1C, and the like vary. This makes it impossible to improve the performances of a semiconductor device having a nonvolatile memory. - <Features and Effects of the Present Embodiment>
- On the other hand, with the method for manufacturing the semiconductor device of the present First Embodiment, in the
memory cell region 1A, over themain surface 1 a of thesemiconductor substrate 1, there is formed the control gate electrode CG formed of aconductive film 4 a. Then, theinsulation film 8 as an ONO film and theconductive film 9 are formed in such a manner as to cover the control gate electrode CG. Thus, theconductive film 9 is etched back. As a result, theconductive film 9 is left over the sidewall of the control gate electrode CG via theinsulation film 8 to form the memory gate electrode MG. Then, in theperipheral circuit region 1C, a p type well PW3 is formed in themain surface 1 a of thesemiconductor substrate 1. Over the p type well PW3, there is formed aconductive film 24. Then, there is formed a gate electrode GEL formed of theconductive film 24. - In the step of forming the
insulation film 8 as an ONO film, as described previously, a high temperature treatment at, for example, about 1025° C. is performed. Therefore, in accordance with the present First Embodiment, after forming theinsulation film 8, the p type well PW3 is formed. For this reason, the n type impurity doped into the p type well PW3 can be prevented from being diffused at high temperatures when theinsulation film 8 is formed. Then, the concentration distribution of the impurity in the p type well PW3 can be prevented from being changed. Therefore, it is possible to prevent or inhibit a variation in threshold voltage of the MISFET QL formed in theperipheral circuit region 10, or the like. This can improve the performances of a semiconductor device having a nonvolatile memory. - Incidentally, in the present First Embodiment, a description has been given by taking as an example the case where, when the p type well PW3 is formed after forming the memory gate electrode MG, the p type well PW2 is formed; and when the gate electrode GEL is formed over the p type well PW3, the gate electrode GEH is formed over the p type well PW2. However, the following may also be adopted: after forming the memory gate electrode MG, and before forming the p type well PW3, the p type well PW2 is formed; and over the p type well PW2, there is formed the gate electrode GEH.
- With the method for manufacturing the semiconductor device of First Embodiment, in both of the high voltage type MIS region and the low voltage type MIS region, after forming the insulation film as an ONO film, the p type well was formed. In contrast, with a method for manufacturing a semiconductor device of Second Embodiment, in the low voltage type MIS region, after forming an insulation film as an ONO film, a p type well is formed. However, in the high voltage type MIS region, before forming an insulation film as an ONO film, a p type well is formed.
- <Structure of Semiconductor Device>
- First, the structure of the semiconductor device of the present Second Embodiment will be described by reference to the accompanying drawings.
FIG. 22 is an essential part cross sectional view of the semiconductor device of Second Embodiment. - Also in the present Second Embodiment, as in First Embodiment, the semiconductor device has a
memory cell region 1A, andperipheral circuit regions main surface 1 a of thesemiconductor substrate 1. In thememory cell region 1A, there is formed a memory cell MC1. In theperipheral circuit region 1B, there is formed a MISFET QH. In theperipheral circuit region 1C, there is formed a MISFET QL. - Also in the present Second Embodiment, as in First Embodiment, the
peripheral circuit region 1B is a high voltage type MIS region, and theperipheral circuit region 1C is a low voltage type MIS region. Therefore, the MISFET QH formed in theperipheral circuit region 1B is a high breakdown voltage MISFET, and the MISFET QL formed in theperipheral circuit region 1C is a low breakdown voltage MISFET. - In the present Second Embodiment, as in First Embodiment, the memory cell MC1 has an n type semiconductor region MS, an n type semiconductor region MD, a control gate electrode CG, and a memory gate electrode MG. Further, the memory cell MC1 has agate insulation film GIt formed between the control gate electrode CG and the
semiconductor substrate 1, and a gate insulation film GIm formed between the memory gate electrode MG and thesemiconductor substrate 1, and between the memory gate electrode MG and the control gate electrode CG. - In the present Second Embodiment, as described later, the film thickness TG of the control gate electrode CG can be set larger than the film thickness TEL of the gate electrode GEL. Accordingly, in the present Second Embodiment, as distinct from First Embodiment, the film thickness TG of the control gate electrode CG can be set equal to the height of the memory gate electrode MG. For this reason, over the control gate electrode CG, a cap insulation film CP2 (see
FIG. 1 ) is not required to be formed via the cap insulation film CP1 (seeFIG. 1 ). - Incidentally, when a
metal silicide layer 13 is formed over the control gate electrode CG, the film thickness TG of the control gate electrode CG can be defined as the distance from the bottom surface of the control gate electrode CG to the top surface of themetal silicide layer 13 formed over the control gate electrode CG. - Further, also in the present Second Embodiment, as in First Embodiment, the high breakdown voltage MISFET QH has a semiconductor region formed of an n−
type semiconductor region 11 c and an n+type semiconductor region 12 c, a gate insulation film GIH formed over the p type well PW2, and a gate electrode GEH formed over the gate insulation film GIH. - On the other hand, in the present Second Embodiment, as distinct from First Embodiment, the gate electrode GEH is formed of a
conductive film 4 b. As theconductive film 4 b, there can be used a conductive film formed at the same layer as theconductive film 4 a included in the control gate electrode CG of the memory cell MC1. For this reason, the film thickness TEH of the gate electrode GEH can be set equal to the film thickness TG of the control gate electrode CG. - Incidentally, when the
metal silicide layer 13 is formed over the gate electrode GEH, the film thickness TEH of the gate electrode GEH can be defined as the distance from the bottom surface of the gate electrode GEH to the top surface of themetal silicide layer 13 formed over the gate electrode GEH. - Further, also in the present Second Embodiment, as in First Embodiment, the low breakdown voltage MISFET QL has a semiconductor region formed of an n−
type semiconductor region 11 d and an n+type semiconductor region 12 d, a gate insulation film GIL formed over a p type well PW3, and a gate electrode GEL formed over the gate insulation film GIL. - In the present Second Embodiment, as in First Embodiment, the gate electrode GEL is formed of a
conductive film 24 c. Theconductive film 24 c is formed of silicon, and is formed of, for example, an n type polysilicon film which is a polycrystal silicon film doped with an n type impurity. Specifically, the gate electrode GEL is formed of the patternedconductive film 24 c. As theconductive film 24 c, there can be used a conductive film different from both of theconductive film 4 a included in the control gate electrode CG of the memory cell MC1, and theconductive film 4 b included in the gate electrode GEH of the MISFET QH. For this reason, the film thickness TEL of the gate electrode GEL can be set different from the film thickness TEH of the gate electrode GEH. - Incidentally, when the
metal silicide layer 13 is formed over the gate electrode GEL, the film thickness TEL of the gate electrode GEL can be defined as the distance from the bottom surface of the gate electrode GEL to the top surface of themetal silicide layer 13 formed over the gate electrode GEL. - Also in the present Second Embodiment, as in First Embodiment, the gate length of the high breakdown voltage MISFET QH is larger than the gate length of the low breakdown voltage MISFET QL. Whereas, the driving voltage of the high breakdown voltage MISFET QH is higher than the driving voltage of the low breakdown voltage MISFET QL. The breakdown voltage of the high breakdown voltage MISFET QH is higher than the breakdown voltage of the low breakdown voltage MISFET QL.
- Preferably, the film thickness TIH of the gate insulation film GIH is larger than the film thickness TIL of the gate insulation film GIL. As a result, the driving voltage of the high breakdown voltage MISFET QH can be set higher than the driving voltage of the low breakdown voltage MISFET QL.
- Alternatively, preferably, the p type impurity concentration in the p type well PW2 is lower than the p type impurity concentration in the p type well PW3. As a result, the driving voltage of the high breakdown voltage MISFET QH can be set higher than the driving voltage of the low breakdown voltage MISFET QL.
- Alternatively, preferably, the film thickness TEL of the gate electrode GEL is smaller than the film thickness TEH of the gate electrode GEH. Namely, the film thickness TEL of the gate electrode GEL is smaller than the film thickness TG of the control gate electrode CG. As a result, even when the gate length of the low breakdown voltage MISFET QL is smaller than the gate length of the high breakdown voltage MISFET QH, the gate electrode GEL can be formed with precision in shape. Alternatively, even when, in the peripheral circuit region 1G, the distance between the adjacent two gate electrodes GEL is relatively smaller, the space between the adjacent two gate electrodes GEL can be readily filled with the
interlayer insulation film 15 via theinsulation film 14. - Incidentally, the depth position of the bottom surface of the n−
type semiconductor region 11 c can be set deeper than the depth position of the bottom surface of the n−type semiconductor region 11 d. The depth position of the bottom surface of the n+type semiconductor region 12 c can be set substantially equal to the depth position of the bottom surface of the n+type semiconductor region 12 d. At this step, in the high breakdown voltage MISFET QH, the depth position of the bottom surface of the n+type semiconductor region 12 c is shallower than the depth position of the bottom surface of the n−type semiconductor region 11 c. On the other hand, in the low breakdown voltage MISFET QL, the depth position of the bottom surface of the n+type semiconductor region 12 d is deeper than the depth position of the bottom surface of the n−type semiconductor region 11 d. - Also in the present Second Embodiment, the operation of the memory cell MC1 formed in the
memory cell region 1A can be set equal to the operation of the memory cell MC1 formed in thememory cell region 1A in First Embodiment. - <Manufacturing Steps of Semiconductor Device>
-
FIGS. 23 and 24 are each a process flowchart showing some of the manufacturing steps of the semiconductor device of Second Embodiment.FIGS. 25 to 38 are each an essential part cross sectional view of the semiconductor device of Second Embodiment during a manufacturing step. In each cross sectional view ofFIGS. 25 to 38 , there is shown an essential part cross sectional view of thememory cell region 1A and theperipheral circuit regions memory cell region 1A, the MISFET QH is formed in theperipheral circuit region 1B, and the MISFET QL is formed in theperipheral circuit region 1C. - In the present Second Embodiment, in the same manner as in First Embodiment, after performing the same steps (Step S31 and Step S32 of
FIG. 23 ) as Step S1 and Step S2 ofFIG. 6 , as shown inFIG. 25 , in thememory cell region 1A, a p type well PW1 is formed in the active region AR1 (Step S33 ofFIG. 23 ). - However, in the present Second Embodiment, as distinct from First Embodiment, when the p type well PW1 is formed, in the
peripheral circuit region 1B, a p type well PW2 is formed in the active region AR2. The step of forming the p type well PW1 can be performed in the same manner as Step S3 ofFIG. 4 . The step of forming the p type well PW2 can be performed in the same manner as Step S13 ofFIG. 5 . - Preferably, the p type impurity concentration in the p type well PW2 is lower than the p type impurity concentration in a p type well PW3 (see
FIG. 31 described later). As a result, the driving voltage of the high breakdown voltage MISFET QH (seeFIG. 37 described later) can be set higher than the driving voltage of the low breakdown voltage MISFET QL (seeFIG. 37 described later). - Then, as shown in
FIG. 25 , entirely over themain surface 1 a of thesemiconductor substrate 1, there are formed aninsulation film 3 and a conductive film 4 (Step S34 ofFIG. 23 ). - In Step S34, first, as shown in
FIG. 25 , in thememory cell region 1A, and theperipheral circuit regions main surface 1 a of thesemiconductor substrate 1, there is formed aninsulation film 3. Of theinsulation film 3, a portion formed in thememory cell region 1A is referred to as aninsulation film 3 a; a portion formed in theperipheral circuit region 1B is referred to as aninsulation film 3 b; and a portion formed in theperipheral circuit region 1C is referred to as aninsulation film 3 c. Theinsulation film 3 b is formed at the same layer as theinsulation film 3 a, and theinsulation film 3 c is formed at the same layer as theinsulation film 3 a. Theinsulation film 3 a is an insulation film for the gate insulation film GIt (seeFIG. 26 described later) of the memory cell MC1 (seeFIG. 37 described later). Theinsulation film 3 b is an insulation film for the gate insulation film GIH (seeFIG. 26 described later) of the MISFET QH (seeFIG. 37 described later). Whereas, theinsulation film 3 a is formed over the p type well PW1, and theinsulation film 3 b is formed over the p type well PW2. - In the example shown in
FIG. 25 , theinsulation film 3 b is formed integrally with theinsulation film 3 a, and theinsulation film 3 c is formed integrally with theinsulation film 3 a. However, theinsulation film 3 b may be formed apart from theinsulation film 3 a, and theinsulation film 3 c may be formed apart from theinsulation film 3 a. - As in First Embodiment, as the
insulation film 3, there can be used a silicon oxide film, a silicon nitride film, or a silicon oxynitride film, or a High-k film, namely, a high dielectric constant film. Examples of the material usable as theinsulation film 3 are as described previously in First Embodiment. Further, theinsulation film 3 can be formed using a thermal oxidation method, a sputtering method, an ALD method, a CVD method, or the like. - As described previously, the MISFET QH (see
FIG. 37 described later) formed in theperipheral circuit region 1B is a high breakdown voltage MISFET. Accordingly, preferably, the film thickness TIb of theinsulation film 3 b for the gate insulation film GIH (seeFIG. 26 described later) is larger than the film thickness TIc (seeFIG. 32 described later) of theinsulation film 23 c for the gate insulation film GIL (seeFIG. 34 described later). Theinsulation film 3 b can be formed of a lamination film of an insulation film formed by oxidizing the top surface of the p type well PW2, and an insulation film formed by, for example, a CVD method. With such a method, the film thickness TIb of theinsulation film 3 b can be set larger than the film thickness TIc of theinsulation film 23 c. - Incidentally, in the example shown in
FIG. 25 , the film thickness of theinsulation film 3 c is equal to the film thickness TIb of theinsulation film 3 b. However, the film thickness of theinsulation film 3 c can be set smaller than the film thickness TIb of theinsulation film 3 b. Whereas, as shown inFIG. 25 , the film thickness of theinsulation film 3 a can be set smaller than the film thickness TIb of theinsulation film 3 b. - In Step S34, then, as shown in
FIG. 25 , in thememory cell region 1A, and theperipheral circuit regions insulation film 3, there is formed aconductive film 4. Of theconductive film 4, a portion formed in thememory cell region 1A is referred to as aconductive film 4 a; a portion formed in theperipheral circuit region 1B is referred to as aconductive film 4 b; and a portion formed in theperipheral circuit region 10 is referred to as aconductive film 4 c. Theconductive film 4 b is formed at the same layer as theconductive film 4 a, and theconductive film 4 c is formed at the same layer as theconductive film 4 a. Theconductive film 4 a is a conductive film for the control gate electrode CG (seeFIG. 26 described later) of the memory cell MC1 (seeFIG. 37 described later). Theconductive film 4 b is a conductive film for the gate electrode GEH (seeFIG. 26 described later) of the high breakdown voltage MISFET QH (seeFIG. 37 described later). - In the example shown in
FIG. 25 , theconductive film 4 b is formed integrally with theconductive film 4 a, and theconductive film 4 c is formed integrally with theconductive film 4 a. However, theconductive film 4 b may be formed apart from theconductive film 4 a, and theconductive film 4 c may be formed apart from theconductive film 4 a. - The step of forming the
conductive film 4 can be performed in the same manner as the step of forming theconductive film 4 in Step S4 ofFIG. 4 . Whereas, the film thickness TEb of theconductive film 4 b can be set equal to the film thickness TEa of theconductive film 4 a. - Then, as shown in
FIG. 26 , theconductive film 4 is patterned (Step S35 ofFIG. 23 ). In the Step S35, using, for example, photolithography and etching, theconductive film 4 is patterned. - In the same manner as in the step of Step S6 of
FIG. 4 , using the resist pattern as an etching mask, theconductive film 4 is etched and patterned by, for example, dry etching. As a result, in thememory cell region 1A, there is formed the control electrode CG formed of theconductive film 4 a, and there is formed the gate insulation film GIt formed of theinsulation film 3 a between the control gate electrode CG and the p type well PW1 of thesemiconductor substrate 1. Namely, the control gate electrode CG is formed over the p type well PW1 of thesemiconductor substrate 1 via the gate insulation film GIt in thememory cell region 1A. - Whereas, in the
peripheral circuit region 1B, there is formed the gate electrode GEH formed of theconductive film 4 b, and there is formed the gate insulation film GIH formed of theinsulation film 3 b between the gate electrode GEH and the p type well PW2 of thesemiconductor substrate 1. On the other hand, in theperipheral circuit region 1C, theconductive film 4, namely, theconductive film 4 c is left. - Incidentally, in the
memory cell region 1A, theinsulation film 3 a at a portion thereof not covered with the control gate electrode CG can be removed by being subjected to dry etching of Step S35, or by being subjected to wet etching after dry etching of Step S35. Then, in a portion of thememory cell region 1A in which the control gate electrode CG is not formed, there is exposed the p type well PW1 of thesemiconductor substrate 1. - Whereas, in the
peripheral circuit region 1B, theinsulation film 3 b at a portion thereof not covered with the gate electrode GEH can be removed by being subjected to dry etching of Step S35, or by being subjected to wet etching after dry etching of Step S35. Then, at a portion of theperipheral circuit region 1B in which the gate electrode GEH is not formed, there is exposed the p type well PW2 of thesemiconductor substrate 1. - Incidentally, although not shown, in Step S35, after forming the control gate electrode CG, using the control gate electrode CG as a mask, the p type well PW1 may be doped with an n type impurity by an ion implantation method.
- As described previously, when the film thickness TEb (see
FIG. 25 ) of theconductive film 4 b is equal to the film thickness TEa (seeFIG. 25 ) of theconductive film 4 a, the film thickness TEH of the gate electrode GEH formed of theconductive film 4 b is equal to the film thickness TG of the control gate electrode CG formed of theconductive film 4 a. Further, the film thickness of the gate insulation film GIH formed of theinsulation film 3 b having thefilm thickness 11 b is referred to as a film thickness TIH. - Incidentally,
FIG. 26 shows an example in which with patterning of theconductive film 4 a, theconductive film 4 b is patterned, and with formation of the control gate electrode CG, the gate electrode GEH is formed. However, theconductive film 4 a and theconductive film 4 b may be patterned separately, and the control gate electrode CG and the gate electrode GEH may be formed separately. - Then, as shown in
FIG. 27 , there are formed aninsulation film 8 and a conductive film 9 (Step S36 ofFIG. 23 ). - In Step S36, first, in the
memory cell region 1A, and theperipheral circuit regions main surface 1 a of thesemiconductor substrate 1, there is formed theinsulation film 8 for the gate insulation film GIm (seeFIG. 29 described later) of the memory transistor MT (seeFIG. 37 described later). The step of forming theinsulation film 8 can be performed in the same manner as the step of forming theinsulation film 8 in Step S8 ofFIG. 4 . - At this step, in the
memory cell region 1A, at the exposed portions of themain surface 1 a of thesemiconductor substrate 1, and the top surface and the side surface of the control gate electrode CG, there is formed theinsulation film 8. In theperipheral circuit region 1B, at the exposed portions of themain surface 1 a of thesemiconductor substrate 1, and the top surface and the side surface of the gate electrode GEH, there is formed theinsulation film 8. Further, at theconductive film 4 at a portion thereof left in theperipheral circuit region 1C, namely, at the top surface and the side surface of theconductive film 4 c, there is formed theinsulation film 8. Namely, theinsulation film 8 is formed in such a manner as to cover themain surface 1 a of thesemiconductor substrate 1, the surface of the control gate electrode CG, the surface of the gate electrode GEH, and the surface of theconductive film 4 at a portion thereof left in theperipheral circuit region 1C. - In Step S36, then, in the
memory cell region 1A, and theperipheral circuit regions insulation film 8, there is formed theconductive film 9. The step of forming theconductive film 9 can be performed in the same manner as in the step of removing theconductive film 9 in Step S8 ofFIG. 4 . - Then, the same step as Step S9 of
FIG. 4 is performed. Thus, as shown inFIG. 28 , by an anisotropical etching technology, theconductive film 9 is etched back, thereby to form the memory gate electrode MG (Step S37 ofFIG. 23 ). - As a result, as shown in
FIG. 28 , in thememory cell region 1A, there is formed a memory gate electrode MG formed of theconductive film 9 left in a sidewall spacer shape via theinsulation film 8 over the sidewall of the control gate electrode CG on a first side, namely, on the side on which the memory gate electrode MG adjacent to the control gate electrode CG is arranged, of the sidewalls on the opposite sides of the control gate electrode CG. Whereas, there is formed a spacer SP1 formed of theconductive film 9 left in a sidewall spacer shape via theinsulation film 8 over the sidewall of the control gate electrode CG opposite to the first side, namely, opposite to the side on which the memory gate electrode MG adjacent to the control gate electrode CG is arranged, of the sidewalls on the opposite sides of the control gate electrode CG. - Incidentally, also over the sidewall of the gate electrode GEH, there is formed a spacer SP1 formed of the
conductive film 9 left in a sidewall spacer shape via theinsulation film 8. Whereas, also over the side surface of theconductive film 4 at a portion thereof left in theperipheral circuit region 1C, namely, theconductive film 4 c, there is formed a spacer SP1 formed of theconductive film 9 left in a sidewall spacer shape via theinsulation film 8. - Then, the same step as Step S10 of
FIG. 4 is performed, thereby to remove the spacer SP1 and theinsulation film 8 as shown inFIG. 29 (Step S38 ofFIG. 23 ). At this step, in thememory cell region 1A, there is formed the gate insulation film GIm formed of theinsulation film 8 at a portion thereof left between the memory gate electrode MG and the p type well PW1, and at a portion thereof left between the memory gate electrode MG and the control gate electrode CG. - Then, as shown in
FIG. 30 , there are formed aninsulation film 21 and an insulation film 22 (Step S39 ofFIG. 23 ). - In Step S39, first, in the
memory cell region 1A, and theperipheral circuit regions main surface 1 a of thesemiconductor substrate 1, there is formed theinsulation film 21. The step of forming theinsulation film 21 can be performed in the same manner as the step of forming theinsulation film 21 in Step S11 ofFIG. 4 . - At this step, the
insulation film 21 is formed in such a manner as to cover the exposed portions of themain surface 1 a of thesemiconductor substrate 1, the control gate electrode CG, and the memory gate electrode MG in thememory cell region 1A, and to cover the exposed portions of themain surface 1 a of thesemiconductor substrate 1, and the gate electrode GEH in theperipheral circuit region 1B. Further, theinsulation film 21 is formed in such a manner as to cover theconductive film 4 at a portion thereof left in theperipheral circuit region 1C, namely, theconductive film 4 c. - In Step S39, then, in the
memory cell region 1A, and theperipheral circuit regions insulation film 21, there is formed theinsulation film 22. The step of forming theinsulation film 22 can be performed in the same manner as the step of forming theinsulation film 22 in Step S11 ofFIG. 4 . - Then, the same step as Step S12 of
FIG. 5 is performed. As a result, as shown inFIG. 31 , in theperipheral circuit region 1C, there are removed theinsulation film 22, theinsulation film 21, and the conductive film 4 (Step S40 ofFIG. 24 ). - Also in the present Second Embodiment, as in First Embodiment, Step S39 and Step S40 are performed, thereby to leave the
insulation film 21 and theinsulation film 22 in thememory cell region 1A. As a result, it is possible to prevent or inhibit the following: in the steps (Step S41 to Step S44) subsequent to Step S40, for example, when theinsulation film 23 is formed, or the like, the upper layer part of the p type well PW1 situated at a portion thereof adjacent to the control gate electrode CG or the memory gate electrode MG is oxidized, resulting in the formation of a gate bird's beak. - Alternatively, it is possible to prevent or inhibit the following: in the steps (Step S41 to Step S44) subsequent to Step S40, for example, when the
insulation film 23 is formed, or the like, the surface of the control gate electrode CG or the memory gate electrode MG is oxidized, resulting in, for example, a variation in gate length. Therefore, it is possible to prevent or inhibit the deterioration of the characteristics of a nonvolatile memory. This can improve the performances of a semiconductor device having a nonvolatile memory. - Further, in the present Second Embodiment, Step S39 and Step S40 are performed, thereby to leave the
insulation film 21 and theinsulation film 22 in theperipheral circuit region 1B. As a result, it is possible to prevent or inhibit the following: in the steps (Step S41 to Step S44) subsequent to Step S40, for example, when theinsulation film 23 is formed, or the like, the upper layer part of the p type well PW2 situated at a portion thereof adjacent to the gate electrode GEH is oxidized, resulting in the formation of a gate bird's beak. - In First Embodiment, as shown in
FIG. 14 , after forming the control gate electrode CG and the memory gate electrode MG, theinsulation film 23 b for the gate insulation film GIH was formed. Further, the film thickness TIb of theinsulation film 23 b for the gate insulation film GIH is larger than the film thickness TIc of theinsulation film 23 c for the gate insulation film GIL. Therefore, in First Embodiment, when theinsulation film 23 b for the gate insulation film GIH is formed, the upper layer part of the p type well PW1 situated at a portion thereof adjacent to the control gate electrode CG or the memory gate electrode MG may be oxidized, resulting in the formation of a gate bird's beak. Alternatively, when theinsulation film 23 b for the gate insulation film GIH is formed, the surface of the control gate electrode CG or the memory gate electrode MG may be oxidized, resulting in, for example, a variation in gate length. - On the other hand, in the present Second Embodiment, after forming the
insulation film 3 b for the gate insulation film GIH, the control gate electrode CG and the memory gate electrode MG are formed. Therefore, it is possible to prevent or inhibit the following: when theinsulation film 3 b for the gate insulation film GIH is formed, the surface of the control gate electrode CG or the memory gate electrode MG is oxidized, resulting in, for example, a variation in gate length. Therefore, it is possible to prevent or inhibit the deterioration of the characteristics of the nonvolatile memory. This can improve the performances of a semiconductor device having a nonvolatile memory. - Incidentally, the step of removing the
conductive film 4 c in Step S40 can be performed at any time, for example, after Step S35, and before Step S40. However, theconductive film 4 c is removed at Step S40, namely, immediately before Step S41 described later. As a result, it is possible to protect themain surface 1 a of thesemiconductor substrate 1 at a portion thereof in which the p type well PW3 (seeFIG. 31 described later) is formed. - Then, as shown in
FIG. 31 , in theperipheral circuit region 1C, the p type well PW3 is formed in the active region AR3 (Step S41 ofFIG. 24 ). The p type well PW3 can be formed in the same manner as with the p type well PW1 and the p type well PW2, by doping a p type impurity such as boron (B) into thesemiconductor substrate 1 by an ion implantation method, or the like. The p type well PW3 is formed to a prescribed depth from themain surface 1 a of thesemiconductor substrate 1. - As described previously, preferably, the p type impurity concentration in the p type well PW3 is higher than the p type impurity concentration in the p type well PW2. As a result, the driving voltage of the high breakdown voltage MISFET QH (see
FIG. 37 described later) can be set higher than the driving voltage of the low breakdown voltage MISFET QL (seeFIG. 37 described later). - Then, for example, by wet etching using a hydrofluoric acid (HF) aqueous solution, the natural oxide film at the surface of the
semiconductor substrate 1 is removed. Thus, the surface of thesemiconductor substrate 1 is cleaned, and thereby the surface of thesemiconductor substrate 1 is purified. As a result, in theperipheral circuit region 1C, the surface of thesemiconductor substrate 1, namely, the surface of the p type well PW3 is exposed. - Then, as shown in
FIG. 32 , entirely over themain surface 1 a of thesemiconductor substrate 1, there are formed aninsulation film 23 and a conductive film 24 (Step S42 ofFIG. 24 ). - In Step S42, first, as shown in
FIG. 32 , in thememory cell region 1A, and theperipheral circuit regions insulation film 23 is formed over themain surface 1 a of thesemiconductor substrate 1. Of theinsulation film 23, a portion formed in thememory cell region 1A is referred to as aninsulation film 23 a; a portion formed in theperipheral circuit region 1B is referred to as aninsulation film 23 b; and a portion formed in theperipheral circuit region 1C is referred to as aninsulation film 23 c. Theinsulation film 23 b is formed at the same layer as theinsulation film 23 a, and theinsulation film 23 c is formed at the same layer as theinsulation film 23 a. Theinsulation film 23 c is an insulation film for a gate insulation film GIL (seeFIG. 34 described later) of a MISFET QL (seeFIG. 37 described later). Further, theinsulation film 23 c is formed over the p type well PW3. - In the example shown in
FIG. 32 , theinsulation film 23 b is formed integrally with theinsulation film 23 a. Theinsulation film 23 c is formed integrally with theinsulation film 23 a. However, theinsulation film 23 b may be formed apart from theinsulation film 23 a. Theinsulation film 23 c may be formed apart from theinsulation film 23 a. - The step of forming the
insulation film 23 can be performed in the same manner as the step of forming theinsulation film 23 in Step S14 ofFIG. 5 . - As described previously, the MISFET QH (see
FIG. 37 described later) formed in theperipheral circuit region 1B is a high breakdown voltage MISFET. The MISFET QL (seeFIG. 37 described later) formed in theperipheral circuit region 1C is a low breakdown voltage MISFET. Accordingly, preferably, the film thickness TIc of theinsulation film 23 c for the gate insulation film GIL (seeFIG. 34 described later) is smaller than the the film thickness TIH of the gate insulation film GIH. - In Step S42, then, as shown in
FIG. 32 , in thememory cell region 1A, and theperipheral circuit regions conductive film 24 is formed over theinsulation film 23. Of theconductive film 24, a portion formed in thememory cell region 1A is referred to as aconductive film 24 a; a portion formed in theperipheral circuit region 1B is referred to as aconductive film 24 b; and a portion formed in theperipheral circuit region 1C is referred to as aconductive film 24 c. Theconductive film 24 b is formed at the same layer as theconductive film 24 a, and theconductive film 24 c is formed at the same layer as theconductive film 24 a. Theconductive film 24 c is a conductive film for the gate electrode GEL (seeFIG. 34 described later) of the MISFET QL (seeFIG. 37 described later). - In the example shown in
FIG. 32 , theconductive film 24 b is formed integrally with theconductive film 24 a, and theconductive film 24 c is formed integrally with theconductive film 24 a. However, theconductive film 24 b may be formed apart from theconductive film 24 a, and theconductive film 24 c may be formed apart from theconductive film 24 a. - The step of forming the
conductive film 24 can be performed in the same manner as the step of forming theconductive film 24 in Step S14 ofFIG. 5 . - The film thickness TEc of the
conductive film 24 c can be set smaller the the film thickness TEH of the gate electrode GEH. As a result, even when the gate length of the low breakdown voltage MISFET QL (seeFIG. 37 described later) is smaller than the gate length of the high breakdown voltage MISFET QH (seeFIG. 37 described later), the gate electrode GEL can be formed with precision in shape. Alternatively, even when, in theperipheral circuit region 1C, the distance between the adjacent two gate electrodes GEL is relatively smaller, in Step S49 described later, the space between the adjacent two gate electrodes GEL can be readily filled with theinterlayer insulation film 15 via theinsulation film 14. - Then, as shown in
FIG. 33 , in thememory cell region 1A and theperipheral circuit region 1B, there is removed the conductive film 24 (Step S43 ofFIG. 5 ). - In Step S43, first, in the
memory cell region 1A, and theperipheral circuit regions conductive film 24. Then, the resist film is subjected to pattern exposure, followed by development. As a result, the resist film is patterned. Thus, the resist film is removed in thememory cell region 1A and theperipheral circuit region 1B, and the resist film is left in theperipheral circuit region 1C. This results in the formation of a resist pattern formed of the resist film at a portion thereof left in theperipheral circuit region 1C. - Then, using the resist pattern as an etching mask, the
insulation film 24 is etched and removed by, for example, dry etching. As a result, as shown inFIG. 33 , theconductive film 24 at a portion thereof arranged in thememory cell region 1A, namely, theconductive film 24 a, and theconductive film 24 at a portion thereof arranged in theperipheral circuit region 1B, namely, theconductive film 24 b can be removed. Incidentally, in thememory cell region 1A and theperipheral circuit region 1B, when theconductive film 24 is removed, theinsulation film 23 may be removed together with theconductive film 24. - Then, as shown in
FIG. 34 , in theperipheral circuit region 1C, theconductive film 24 is patterned (Step S44 ofFIG. 24 ). In the Step S44, using, for example, photolithography and etching, theconductive film 24 at a portion thereof left in theperipheral circuit region 1C, namely, theconductive film 24 c is patterned. - In the same manner as in the step of Step S16 of
FIG. 5 , using the resist pattern as an etching mask, theconductive film 24 c is etched and patterned by, for example, dry etching. As a result, in theperipheral circuit region 1C, there is formed the gate electrode GEL formed of theconductive film 24 c, and there is formed the gate insulation film GIL formed of theinsulation film 23 c between the gate electrode GEL and the p type well PW3 of thesemiconductor substrate 1. Namely, the gate electrode GEL is formed over the p type well PW3 of thesemiconductor substrate 1 via the gate insulation film GIL in theperipheral circuit region 1C. - On the other hand, in the
memory cell region 1A and theperipheral circuit region 1B, the memory gate electrode MG and the control gate electrode CG are covered with a resist pattern. Accordingly, the memory gate electrode MG and the control gate electrode CG are not etched. - Incidentally, in the
peripheral circuit region 1C, theinsulation film 23 c at a portion thereof not covered with the gate electrode GEL can be removed by being subjected to dry etching of Step S44, or by being subjected to wet etching after drying etching of Step S44. - As described previously, when the film thickness TIc (see
FIG. 32 ) of theinsulation film 23 c is smaller than the film thickness TIH of the gate insulation film GIH, the film thickness TIL of the gate insulation film GIL formed of theinsulation film 23 c is smaller than the film thickness TIH of the gate insulation film GIH. As a result, the gate insulation film GIH can be allowed to serve as the gate insulation film of the high breakdown voltage MISFET QH (seeFIG. 37 described later), and the gate insulation film GIL can be allowed to serve as the gate insulation film of the low breakdown voltage MISFET QL (seeFIG. 37 described later). - Further, as described previously, the film thickness TEc (see
FIG. 32 ) of theconductive film 24 c can be set smaller than the film thickness TEH of the gate electrode GEH; and the film thickness TEc of theconductive film 24 c can be set smaller than the film thickness TG of the control gate electrode CG. Therefore, the film thickness TEL of the gate electrode GEL formed of theconductive film 24 c can be set smaller than the film thickness TEH of the gate electrode GEH; and the film thickness TEL of the gate electrode GEL formed of theconductive film 24 c can be set smaller than the film thickness TG of the control gate electrode CG. - Then, as shown in
FIG. 35 , there are removed theinsulation film 22 and the insulation film 21 (Step S45 ofFIG. 24 ). - In the same manner as in Step S17 of
FIG. 5 , using the resist pattern as an etching mask, theinsulation film 22 and theinsulation film 21 are etched and removed by, for example, dry etching. As a result, as shown inFIG. 35 , it is possible to fully remove theinsulation film 22 at a portion thereof left in thememory cell region 1A and theperipheral circuit region 1B, and theinsulation film 21 at a portion thereof left in thememory cell region 1A and theperipheral circuit region 1B. - Then, the same step as Step S18 of
FIG. 5 is performed. As a result, as shown inFIG. 36 , the n−type semiconductor regions FIG. 24 ). - In the present Second Embodiment, the film thickness TEH of the gate electrode GEH is larger than the film thickness TEL of the gate electrode GEL. Accordingly, the injection energy for performing ion implantation using the gate electrode GEH as a mask can be set larger than the injection energy for performing ion implantation using the gate electrode GEL as a mask. Therefore, the depth position of the bottom surface of the n−
type semiconductor region 11 c can be readily set deeper than the depth position of the bottom surface of the n−type semiconductor region 11 d. - Then, the same step as Step S19 of
FIG. 5 is performed. As a result, as shown inFIG. 37 , sidewall spacers SW are formed over the sidewall of the control gate electrode CG, over the sidewall of the memory gate electrode MG, over the sidewalls of the gate electrode GEH, and over the sidewalls of the gate electrode GEL (Step S47 ofFIG. 24 ). - Then, the same step as Step S20 of
FIG. 5 is performed. As a result, as shown inFIG. 37 , the n+type semiconductor regions FIG. 24 ). - As a result, as shown in
FIG. 37 , a control transistor CT and a memory transistor MT are formed in thememory cell region 1A. The control transistor CT and the memory transistor MT form a memory cell MC1 as a nonvolatile memory. Namely, the control gate electrode CG, the gate insulation film GIt, the memory gate electrode MG, and the gate insulation film GIm form the memory cell MC1 as a nonvolatile memory. - Further, as shown in
FIG. 37 , a high breakdown voltage MISFET QH is formed in theperipheral circuit region 1B, and a low breakdown voltage MISFET QL is formed in theperipheral circuit region 1C. Namely, the gate electrode GEH and the gate insulation film GIH form a high breakdown voltage MISFET QH; and the gate electrode GEL and the gate insulation film GIL form a low breakdown voltage MISFET QL. - Then, the same step as Step S21 of
FIG. 5 is performed. As a result, as shown inFIG. 38 , there are formed ametal silicide layer 13, aninsulation film 14, and an interlayer insulation film 15 (Step S49 ofFIG. 24 ). - Then, the same step as Step S22 of
FIG. 5 is performed, thereby to form a plug PG (Step S50 ofFIG. 24 ). As a result, as shown inFIG. 22 , the semiconductor device of the present Second Embodiment is manufactured. - <Features and Effects of the Present Embodiment>
- With the method for manufacturing a semiconductor device of the present Second Embodiment, as in First Embodiment, in the
memory cell region 1A, a control gate electrode CG formed of aconductive film 4 a is formed over themain surface 1 a of thesemiconductor substrate 1. Then, aninsulation film 8 as an ONO film and aconductive film 9 are formed in such a manner as to cover the control gate electrode CG. Theconductive film 9 is etched back. As a result, theconductive film 9 is left over the sidewall of the control gate electrode CG via theinsulation film 8, thereby to form the memory gate electrode MG. Then, in theperipheral circuit region 1C, in themain surface 1 a of thesemiconductor substrate 1, there is formed a p type well PW3. Over the p type well PW3, there is formed aconductive film 24. Then, there is formed a gate electrode GEL formed of theconductive film 24. This produces the same effects as those of the method for manufacturing a semiconductor device of First Embodiment. - Further, in the present Second Embodiment, as distinct from First Embodiment, before forming the control gate electrode CG formed of the
conductive film 4 a, in theperipheral circuit region 1B, the p type well PW2 is formed in themain surface 1 a of thesemiconductor substrate 1. Furthermore, in the present Second Embodiment, as distinct from First Embodiment, when the control gate electrode CG is formed, over the p type well PW2, there is formed the gate electrode GEH formed of theconductive film 4 b. - In the present Second Embodiment, when the
insulation film 8 as an ONO film is formed, the p type well PW2 has already been formed. The n type impurity doped into the p type well PW2 may be diffused a little at high temperatures when theinsulation film 8 is formed. However, even when the n type impurity doped into the p type well PW2 is diffused a little, the variation amount of a variation in threshold voltage of the high breakdown voltage MISFET QH is smaller than the variation amount of a variation in threshold voltage of the low breakdown voltage MISFET QL because the gate length of the high breakdown voltage MISFET QH is larger than the gate length of the low breakdown voltage MISFET QL, or for other reasons. Namely, the effect exerted by the formation of theinsulation film 8 as an ONO film at high temperatures on the characteristics of the high breakdown voltage MISFET QH is smaller than the effect exerted by the formation of theinsulation film 8 as an ONO film at high temperatures on the characteristics of the low breakdown voltage MISFET QL. - Therefore, the gate electrode GEH of the high breakdown voltage MISFET QH less affected by the high temperatures for forming the
insulation film 8 as an ONO film is formed with the control gate electrode CG of the memory cell MC1 before the formation of theinsulation film 8. This can simplify the manufacturing steps of the semiconductor device. - Up to this point, the invention completed by the present inventors was specifically described by way of embodiments. However, it is naturally understood that the present invention is not limited to the foregoing embodiments, and may be variously changed within the scope not departing from the gist thereof.
Claims (9)
1-13. (canceled)
14. A method for manufacturing a semiconductor device, comprising:
(a) providing a semiconductor substrate;
(b) forming an element isolation region in the semiconductor substrate such that first and second regions of a first main surface of the semiconductor substrate are defined by the element isolation region;
(c) forming a first insulation film over the first region of the first main surface of the semiconductor substrate, the first insulation film including a first silicon oxide film, a first silicon nitride film over the first silicon oxide film, and a second silicon oxide film over the first silicon nitride film;
(d) forming a first conductive film over the first insulation film;
(e) patterning the first conductive film to form a first gate electrode from a portion of the first conductive film, and forming a first gate insulation film from a portion of the first insulation film between the first gate electrode and the semiconductor substrate;
(f) after the step (e), forming a well of a first conductivity type within the semiconductor substrate in the second region;
(g) after the step (f), forming a second insulation film over the second region of the first main surface of the semiconductor substrate;
(h) forming a second conductive film over the second insulation film; and
(i) patterning the second conductive film to form a second gate electrode from a portion of the second conductive film, and forming a second gate insulation film from a portion of the second insulation film between the second gate electrode and the semiconductor substrate.
15. The method for manufacturing a semiconductor device according to claim 14 ,
wherein, in the step (c), the first silicon oxide film is formed using a ISSG oxidation method.
16. The method for manufacturing a semiconductor device according to claim 14 ,
wherein, in the step (c), the first silicon oxide film is formed using a thermal oxidation method.
17. The method for manufacturing a semiconductor device according to claim 16 , comprising:
(j) after the step (b) and before the step (c), forming a well of a second conductivity type within the semiconductor substrate in the first region.
18. The method for manufacturing a semiconductor device according to claim 17 , comprising:
(k) after the step (e) and before the step (f), forming a third insulation film over the first gate insulation film, the first gate electrode, and the first main surface in the first region so as to cover the first region.
19. The method for manufacturing a semiconductor device according to claim 18 ,
wherein, in the step (k), the third insulation film includes a third silicon oxide film and a second silicon nitride film over the third silicon oxide film.
20. The method for manufacturing a semiconductor device according to claim 19 ,
wherein, in the step (h), the second conductive film is formed over the third insulation film in the first region.
21. The method for manufacturing a semiconductor device according to claim 17 ,
wherein, the first region is a memory cell region, and,
wherein, the second region is a peripheral circuit region.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/073,524 US20160204116A1 (en) | 2014-08-01 | 2016-03-17 | Method for manufacturing a semiconductor device |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2014-158245 | 2014-08-01 | ||
JP2014158245A JP6407609B2 (en) | 2014-08-01 | 2014-08-01 | Manufacturing method of semiconductor device |
US14/802,050 US9324726B2 (en) | 2014-08-01 | 2015-07-17 | Method for manufacturing a semiconductor device |
US15/073,524 US20160204116A1 (en) | 2014-08-01 | 2016-03-17 | Method for manufacturing a semiconductor device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/802,050 Continuation US9324726B2 (en) | 2014-08-01 | 2015-07-17 | Method for manufacturing a semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20160204116A1 true US20160204116A1 (en) | 2016-07-14 |
Family
ID=55180838
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/802,050 Active US9324726B2 (en) | 2014-08-01 | 2015-07-17 | Method for manufacturing a semiconductor device |
US15/073,524 Abandoned US20160204116A1 (en) | 2014-08-01 | 2016-03-17 | Method for manufacturing a semiconductor device |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/802,050 Active US9324726B2 (en) | 2014-08-01 | 2015-07-17 | Method for manufacturing a semiconductor device |
Country Status (4)
Country | Link |
---|---|
US (2) | US9324726B2 (en) |
JP (1) | JP6407609B2 (en) |
CN (1) | CN105321954B (en) |
TW (1) | TWI663658B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11063055B2 (en) | 2019-11-06 | 2021-07-13 | Renesas Electronics Corporation | Method of manufacturing semiconductor device |
TWI747109B (en) * | 2019-12-19 | 2021-11-21 | 世界先進積體電路股份有限公司 | Semiconductor structure and method of forming the same |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2017037986A (en) * | 2015-08-11 | 2017-02-16 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
JP6556601B2 (en) * | 2015-11-11 | 2019-08-07 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
JP6670719B2 (en) * | 2016-09-28 | 2020-03-25 | ルネサスエレクトロニクス株式会社 | Method for manufacturing semiconductor device |
US10872898B2 (en) * | 2017-07-19 | 2020-12-22 | Cypress Semiconductor Corporation | Embedded non-volatile memory device and fabrication method of the same |
JP2019054213A (en) * | 2017-09-19 | 2019-04-04 | ルネサスエレクトロニクス株式会社 | Semiconductor device and method for manufacturing the same |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003218232A (en) * | 2002-01-25 | 2003-07-31 | Matsushita Electric Ind Co Ltd | Semiconductor device and method of manufacturing the same |
JP2004103902A (en) * | 2002-09-11 | 2004-04-02 | Sony Corp | Nonvolatile semiconductor storage device and its manufacturing method |
JP4451594B2 (en) | 2002-12-19 | 2010-04-14 | 株式会社ルネサステクノロジ | Semiconductor integrated circuit device and manufacturing method thereof |
JP5613506B2 (en) * | 2009-10-28 | 2014-10-22 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
JP2011124256A (en) * | 2009-12-08 | 2011-06-23 | Renesas Electronics Corp | Semiconductor device |
JP5985293B2 (en) * | 2011-10-04 | 2016-09-06 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method of semiconductor device |
-
2014
- 2014-08-01 JP JP2014158245A patent/JP6407609B2/en active Active
-
2015
- 2015-07-17 US US14/802,050 patent/US9324726B2/en active Active
- 2015-07-20 TW TW104123349A patent/TWI663658B/en active
- 2015-07-30 CN CN201510461172.3A patent/CN105321954B/en active Active
-
2016
- 2016-03-17 US US15/073,524 patent/US20160204116A1/en not_active Abandoned
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11063055B2 (en) | 2019-11-06 | 2021-07-13 | Renesas Electronics Corporation | Method of manufacturing semiconductor device |
TWI747109B (en) * | 2019-12-19 | 2021-11-21 | 世界先進積體電路股份有限公司 | Semiconductor structure and method of forming the same |
Also Published As
Publication number | Publication date |
---|---|
US20160035734A1 (en) | 2016-02-04 |
TWI663658B (en) | 2019-06-21 |
CN105321954A (en) | 2016-02-10 |
US9324726B2 (en) | 2016-04-26 |
TW201618192A (en) | 2016-05-16 |
CN105321954B (en) | 2020-05-22 |
JP2016035973A (en) | 2016-03-17 |
JP6407609B2 (en) | 2018-10-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10263005B2 (en) | Method of manufacturing a semiconductor device | |
US9831259B2 (en) | Semiconductor device | |
JP5142494B2 (en) | Manufacturing method of semiconductor device | |
US9324725B2 (en) | Semiconductor device and a manufacturing method thereof | |
JP5734744B2 (en) | Semiconductor device and manufacturing method thereof | |
US9324726B2 (en) | Method for manufacturing a semiconductor device | |
US9780232B2 (en) | Memory semiconductor device with peripheral circuit multi-layer conductive film gate electrode and method of manufacture | |
US9905429B2 (en) | Semiconductor device and a manufacturing method thereof | |
JP5707224B2 (en) | Semiconductor device and manufacturing method thereof | |
US10090399B2 (en) | Semiconductor device and a manufacturing method thereof | |
US9412748B2 (en) | Method of manufacturing semiconductor device having an implanting from a second direction inclined relative to a first direction | |
US20160064226A1 (en) | Method of manufacturing semiconductor device | |
US20160172201A1 (en) | Manufacturing method of semiconductor device | |
JP2011210777A (en) | Semiconductor device and manufacturing method of the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE |