US20160196857A1 - Stacked memory device and system - Google Patents
Stacked memory device and system Download PDFInfo
- Publication number
- US20160196857A1 US20160196857A1 US14/724,027 US201514724027A US2016196857A1 US 20160196857 A1 US20160196857 A1 US 20160196857A1 US 201514724027 A US201514724027 A US 201514724027A US 2016196857 A1 US2016196857 A1 US 2016196857A1
- Authority
- US
- United States
- Prior art keywords
- test
- data
- signal
- memory device
- stacked memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000012360 testing method Methods 0.000 claims abstract description 228
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims abstract description 16
- 230000004044 response Effects 0.000 claims abstract description 16
- 238000007906 compression Methods 0.000 claims description 41
- 230000006835 compression Effects 0.000 claims description 41
- 238000012669 compression test Methods 0.000 claims description 4
- 230000008859 change Effects 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 19
- MQUQNUAYKLCRME-INIZCTEOSA-N N-tosyl-L-phenylalanyl chloromethyl ketone Chemical compound C1=CC(C)=CC=C1S(=O)(=O)N[C@H](C(=O)CCl)CC1=CC=CC=C1 MQUQNUAYKLCRME-INIZCTEOSA-N 0.000 description 17
- 239000000758 substrate Substances 0.000 description 11
- 239000004065 semiconductor Substances 0.000 description 10
- 230000003111 delayed effect Effects 0.000 description 5
- 201000008103 leukocyte adhesion deficiency 3 Diseases 0.000 description 4
- 230000001360 synchronised effect Effects 0.000 description 4
- 230000008867 communication pathway Effects 0.000 description 3
- 238000013500 data storage Methods 0.000 description 3
- 238000012545 processing Methods 0.000 description 3
- 238000003491 array Methods 0.000 description 2
- 238000004891 communication Methods 0.000 description 2
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 238000013144 data compression Methods 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 230000000149 penetrating effect Effects 0.000 description 2
- 230000008439 repair process Effects 0.000 description 2
- 230000000630 rising effect Effects 0.000 description 2
- 230000001413 cellular effect Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/003—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation in serial memories
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
- G11C29/023—Detection or location of defective auxiliary circuits, e.g. defective refresh counters in clock generator or timing circuitry
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
- G11C29/025—Detection or location of defective auxiliary circuits, e.g. defective refresh counters in signal lines
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/1201—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details comprising I/O circuitry
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/12015—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details comprising clock generation or timing circuitry
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/38—Response verification devices
- G11C29/40—Response verification devices using compression techniques
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
- G11C5/025—Geometric lay-out considerations of storage- and peripheral-blocks in a semiconductor storage device
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
- G11C5/04—Supports for storage elements, e.g. memory modules; Mounting or fixing of storage elements on such supports
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/06—Address interface arrangements, e.g. address buffers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/38—Response verification devices
- G11C29/40—Response verification devices using compression techniques
- G11C2029/4002—Comparison of products, i.e. test results of chips or with golden chip
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
- G11C29/30—Accessing single arrays
- G11C29/32—Serial access; Scan testing
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/44—Indication or identification of errors, e.g. for repair
- G11C29/4401—Indication or identification of errors, e.g. for repair for self repair
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
- H01L2224/16146—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked the bump connector connecting to a via connection in the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
- H01L2224/171—Disposition
- H01L2224/1718—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/17181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
Definitions
- Various embodiments generally relate to a semiconductor device, and more particularly, to a stacked memory device and system.
- a 3D semiconductor apparatus may include a plurality of chips stacked and packaged in a single package.
- the 3D semiconductor apparatus achieves maximum integration in a given space by vertically stacking two or more chips.
- a plurality of the same type of chips are stacked.
- the plurality of the same type of chips are coupled to one another through metal line like wires. In this way, the plurality of the same type of chips operate as a single semiconductor apparatus.
- Some 3D semiconductor apparatuses may implement “Through Silicon Via” (TSV).
- TSV may electrically couple all of a plurality of stacked chips by penetrating the plurality of stacked chips with “via”.
- a semiconductor apparatus having the TSV structure vertically penetrating and coupling each of the plurality of chips effectively reduces the size of the package better than a semiconductor apparatus utilizing the wire structure to couple each of the plurality of chips through, for example, edge-wiring.
- a stacked memory device may be provided.
- the stacked memory device may include a core chip and a base chip.
- the base chip may include a data receiver configured to receive data outputted from the core chip through a first normal port.
- the base chip may include a strobe signal generation unit configured to generate a data strobe signal based on one of a normal strobe signal and a test strobe signal depending on an operation mode.
- the test strobe signal may be generated based on a signal received through a first test port.
- the base chip may include a test register configured to store data outputted from the data receiver in response to the data strobe signal.
- a stacked memory device may be provided.
- the stacked memory device may include a core chip and a base chip.
- the base chip may include a data receiver configured to receive data outputted from the core chip through a first normal port.
- the stacked memory device may include a test register configured to store data outputted from the data receiver in synchronization with a test strobe signal generated based on a signal received through a first test port and output the stored data through a second test port.
- FIG. 1 is a diagram illustrating a representation of an example of the configuration of a system according to an embodiment.
- FIG. 2 is a diagram illustrating a representation of an example of schematic configuration of a stacked memory device according to an embodiment.
- FIG. 3 is a diagram illustrating a representation of an example of the elements of a stacked memory device according to an embodiment.
- FIG. 4 is a diagram illustrating a representation of an example of the configuration of a strobe signal generation unit illustrated in FIG. 3 .
- FIG. 5 is a diagram illustrating a representation of an example of an address register illustrated in FIG. 3 and added elements electrically coupled to the address register.
- FIG. 6 is a diagram illustrating a representation of an example of the configuration of a compression circuit illustrated in FIG. 3 .
- FIG. 7 is a diagram illustrating a representation of an example of an operation of the stacked memory device according to an embodiment.
- FIG. 8 is a diagram illustrating a representation of an example of an operation of the stacked memory device when delay strobe signals are generated using a timing control unit.
- FIG. 9 is a diagram illustrating a representation of an example of the relationship between the valid window of data and an internal reference voltage.
- FIG. 10 illustrates a block diagram of an example of a representation of a system employing a stacked memory device in accordance with the various embodiments discussed above with relation to Fins. 1 - 9 .
- Various examples of the embodiments may be directed to a stacked memory device capable of performing its own normal operation test and micro bump characteristic test without a connection to a controller.
- a system including the stacked memory devices are described herein.
- a system 1 may include a package substrate 110 , and an interposer substrate 120 .
- the system 1 may include a controller 130 , and memory 140 .
- the interposer substrate 120 may be stacked over the package substrate 110 .
- the package substrate 110 may be electrically coupled to the interposer substrate 120 through electrical coupling means 150 , such as for example but not limited to bump balls, ball grid arrays, or C4 bumps.
- a signal path may be formed in the interposer substrate 120 and the package substrate 110 .
- the package substrate 110 may include package balls.
- the system may be electrically coupled to an external electronic device through, for example, the package balls.
- the controller 130 and the memory 140 may be stacked over the interposer substrate 120 and may be electrically coupled through micro bumps 160 .
- the controller 130 may communicate with the memory 140 through the signal path formed in the interposer substrate 120 .
- the elements of the system may be packaged into a single package and may be implemented using a form, such as a System on Chip (SoC), a System In Package (SIP), a multi-chip package, or a flip-chip package.
- SoC System on Chip
- SIP System In Package
- the controller 130 may include a master device for controlling the memory 140 .
- the controller 130 may include a Central Processing Unit (CPU), a Graphic Processing Unit (GPU), a Digital Signal Processor (DSP), an Application Processor (AP), a controller chip, or a memory controller chip.
- CPU Central Processing Unit
- GPU Graphic Processing Unit
- DSP Digital Signal Processor
- AP Application Processor
- controller chip or a memory controller chip.
- the memory 140 may include a slave device controlled by the controller 130 .
- the memory 140 may include a volatile memory device, such as DRAM or may include a non-volatile memory device, such as a flash memory device, a phase change memory device (PCRAM), a resistive memory device (ReRAM), a ferroelectric memory device (FeRAM), a magnetic memory device (MRAM), or a spin injection magnetic memory device (STTRAM).
- the memory 140 may include a combination of two or more of the volatile memory device and the non-volatile memory devices.
- the memory 140 may be a stacked memory device including a plurality of chips.
- FIG. 2 is a diagram illustrating a representation of an example of schematic configuration of a stacked memory device 2 according to an embodiment.
- the stacked memory device 2 may include a base chip 210 and a plurality of core chips 220 .
- the base chip 210 and the plurality of core chips 220 may be electrically coupled through micro bumps 221 and through vias 222 .
- the base chip 210 may send data to be stored in a core chip 220 through the micro bumps 221 and the through vias 222 and receive data stored in a core chip 220 .
- the number of core chips 220 has been illustrated as being two, but this is not intended to limit the number of core chips. There may be more or less than two core chips 220 .
- the stacked memory device 2 may be included in the memory 140 illustrated in FIG. 1 .
- the stacked memory device 2 may be used as the memory 140 illustrated in FIG. 1 .
- Each of the plurality of core chips 220 may include data storage spaces, such as for example but not limited to memory cell arrays, memory registers, and memory banks for storing data transmitted by the base chip 210 .
- the base chip 210 may include a normal logic circuit 211 and a test logic circuit 212 .
- the normal logic circuit 211 may include a circuit for controlling all the normal operations, such as for example but not limited to the write operation, read operation, and refresh operation of the stacked memory device 2 .
- the test logic circuit 212 may include all the circuits for the test of the stacked memory device 2 .
- the test logic circuit 212 may include various circuits related to tests, such as for example but not limited to a built-in self test circuit, a self repair circuit, and a self stress circuit.
- the test logic circuit 212 may perform various test operations, such as for example but not limited to the connective test of the through vias or micro bumps, a boundary scan test, a wafer level test, a wafer burn-in test, data input/output tests, and a data compression test.
- the test logic circuit 212 may include repair logic capable of substituting fail memory cells with redundancy cells.
- the base chip 210 of the stacked memory device 2 may include a plurality of normal ports 230 and a plurality of test ports 240 .
- the plurality of normal ports 230 may receive various control signals for the normal operation of the stacked memory device 2 from the controller 130 of FIG. 1 .
- the plurality of normal ports 230 may receive data DQ, a data strobe signal DQS, a clock signal CK, a command signal CMD, and an address signal ADD from the controller 130 through the plurality of normal ports 230 .
- the controls signals received through the plurality of normal ports 230 may be input to the normal logic circuit 211 .
- the normal logic circuit 211 enables the stacked memory device 2 to perform a normal operation.
- the plurality of test ports 240 may be accessed by another external device, such as, for example but not limited to, test equipment, directly and/or independently regardless of the controller 130 , and may receive various control signals for a test operation from the external device.
- control signals such as for example but not limited to a test address signal TPADD, a test clock signal TPCK, and a port strobe signal TPDQS, may be received from the external device through the plurality of test ports 240 .
- the control signals received through the plurality of test ports 240 may be input to the test logic circuit 212 .
- the test logic circuit 212 may enable the stacked memory device 2 to perform a test operation.
- the test logic circuit 211 may output a test result TPOUT through one or more test ports.
- the test result TPOUT is data or a result of operation of the data.
- Both the plurality of normal ports 230 and the plurality of test ports 240 may be micro bump pads.
- the normal ports 230 may communicate with an external device through the controller 130
- the test port 240 may communicate with an external device independently of the controller 130 .
- the normal ports 230 may be normal pads, and the test ports 240 may be direct access pads.
- the test logic circuit 212 may generate a signal for a test operation based on a signal received through the test port 240 and send the signal to the normal logic circuit 211 through links 250 between the normal logic circuit 211 and the test logic circuit 212 .
- the test logic circuit 212 may generate a signal for a test operation so that the normal logic circuit 211 operates without control of the controller 130 .
- the test logic circuit 212 enables the normal operation test of the stacked memory device 2 .
- the test logic circuit 212 may receive a normal operation test result from the normal logic circuit 211 through the links 250 and output the received test result TPOUT through the test port 240 .
- FIG. 3 is a diagram illustrating a representation of an example of the elements of a stacked memory device 3 according to an embodiment.
- the stacked memory device 3 may include a core chip and a base chip. All the elements other than the core chip may be disposed in the base chip.
- the base chip may include a plurality of normal ports 31 , 32 , 33 , and 34 .
- the base chip may include a plurality of test ports 41 , 42 , 43 , 44 , and 45 .
- the normal port 31 may be a data pad.
- the data pad may be the input/output path for data DQ.
- the normal port 31 may receive data transmitted by a controller during the normal operation of the stacked memory device 3 and may receive data outputted from the core chip during the test operation of the stacked memory device 3 .
- the normal ports 32 and 33 may be data strobe pads, and may output data strobe signals DQS and DQSB.
- Two normal ports 32 and 33 may be configured in order to output differential data strobe signals DQS and DQSB, and may output a data strobe signal and the inversion signal of the data strobe signal.
- a memory device may output information about a point of time when the data is output as the data strobe signals DQS and DQSB.
- the data strobe signals DQS and DQSB may be a read data strobe signal.
- the plurality of test ports 41 , 42 , 43 , 44 , and 45 may be a plurality of direct access pads.
- the stacked memory device 3 may receive a port strobe signal TPDQS through the test port 41 and receive the inversion signal TPDQSB of the port strobe signal through the test port 42 .
- the stacked memory device 3 may receive a test address signal TPADD through the test port 44 and receive a test clock signal TPCK and the inversion signal TPCKB of the test clock signal through the test port 43 .
- the test port 45 may be used as a path for outputting data or for outputting a test result during a test operation.
- the base chip may include a read path, a write path, a strobe signal generation unit 310 , and a test register 320 .
- the read path may provide a path through which data stored in the core chip may be output to the outside of the stacked memory device 3 through a read operation.
- the read path may include a read register 330 and a data transceiver 331 .
- the read register 330 may store data that is stored in the core chip and output during a read operation.
- the data transceiver 331 may output data, stored in the read register 330 , to the normal port 31 .
- a multiplexer 332 may be coupled between the read register 330 and the data transceiver 331 .
- the multiplexer 332 may output data, received from the read register 330 , to the data transceiver 331 in response to an output control signal RCKD.
- the multiplexer 332 may be used for a double data rate operation, and may alternately output rising data RDO and falling data FDO in synchronization with the rising edge and falling edge of the output control signal RCKD.
- the write path may include a data receiver 340 , a data latch unit 350 , and a write register 360 .
- the data receiver 340 may be electrically coupled to the normal port 31 , and may receive data through the normal port 31 .
- the data receiver 340 may receive data transmitted by the controller through the normal port 31 in normal operation mode.
- the data receiver 340 may receive data, outputted from the core chip, through the normal port 31 in a test operation mode.
- the data outputted from the core chip may be sent to the normal port 31 through the read path.
- the data receiver 340 may receive the data outputted from the core chip through the normal port 31 .
- the data receiver 340 may compare the data outputted from the core chip with an internal reference voltage IVREF and generate an output signal.
- the data latch unit 350 may latch a signal, outputted from the data receiver 340 , as data strobe signals DQS and DQSB.
- the write register 360 may store the output of the data latch unit 350 and send the stored data to the core chip.
- the strobe signal generation unit 310 may provide one of a pair of normal strobe signals NDQS and NDQSB and a pair of test strobe signals TDQS and TDQSB as a data strobe signal pair DQS and DQSB depending on the operation mode.
- the strobe signals may be differential signals.
- the strobe signal generation unit 310 may be electrically coupled to the normal ports 32 and 33 , and may output one of the normal strobe signals NDQS and NDQSB and the test strobe signals TDQS and TDQSB to the normal ports 32 and 33 .
- the strobe signal generation unit 310 may generate the test strobe signals TDQS and TDQSB based on the port strobe signals TPDQS and TPDQSB received through the test ports 41 and 42 .
- the strobe signal generation unit 310 may output the normal strobe signals NDQS and NDQSB to the normal ports 32 and 33 or output the test strobe signals TDQS and TDQSB to the normal ports 32 and 33 in response to an operation mode signal TBUMP.
- the operation mode signal TBUMP may include a signal having information about operation mode of the stacked memory device 3 . When, for example, the operation mode signal TBUMP is enabled, the stacked memory device 3 may enter a test operation mode. When, for example, the operation mode signal TBUMP is disabled, the stacked memory device 3 may terminate the test operation mode.
- the strobe signal generation unit 310 may generate the test strobe signals TDQS and TDQSB based on one of the port strobe signals TPDQS and TPDQSB received through the test ports 41 and 42 and the test clock signals TPCK and TPCKB received through the test port 43 in response to a strobe selection signal DQSSEL.
- a configuration and function of the strobe signal generation unit 310 are described later.
- the normal ports 32 and 33 may be electrically coupled to the data latch unit 350 and the test register 320 through a buffer 311 .
- the data strobe signals DQS and DQSB may be input to the data latch unit 350 and the test register 320 through the normal ports 32 and 33 .
- the test register 320 may store data outputted from the data latch unit 350 in response to the data strobe signals DQS and DQSB.
- the test register 320 may store data outputted from the core chip in synchronization with the test strobe signals TDQS and TDQSB.
- a register enable unit 321 may be electrically coupled between the buffer 311 and the test register 320 .
- the register enable unit 321 may enable the data strobe signals DQS and DQSB to be selectively input to the test register 320 depending on the operation mode.
- the register enable unit 321 may output the data strobe signals DQS and DQSB, received from the normal pads 32 and 33 , to the test register 320 .
- the register enable unit 321 may block the output of the data strobe signals DQS and DQSB to the test register 320 .
- the register enable unit 321 enables the test register 320 to receive only the test strobe signals TDQS and TDQSB during the test operation of the stacked memory device 3 .
- the register enable unit 321 may include AND gates for respectively receiving the operation mode signal TBUMP and the data strobe signals DQS and DQSB.
- the test register 320 may store data outputted from the core chip and output the stored data through the test port 45 .
- the test register 320 may include a storage space for storing data outputted from the core chip and may include, for example but not limited to, a Multiple Input Signature Register (MISR).
- MISR may be a circuit capable of performing specific operation on an input signal, comparing a result of the operation with an estimation value, and determining a pass or fail.
- the test register 320 may receive data outputted from the core chip, may perform specific operation on the data, and may output a result of a comparison between a result of the operation of the data and an estimation value through the test port 45 .
- a signal TPOUT output through the test port 45 may be data or a test result based on the data.
- the base chip may include an address register 370 .
- the address register 370 may receive an address signal ADD transmitted by the controller through the normal port 34 in the normal operation mode.
- the address register 370 may receive a test address signal TPADD, received through the test port 44 , through the normal port 34 in response to the operation mode signal TBUMP while in the test operation mode.
- the address register 370 may generate an internal address signal IADD based on the received normal address signal ADD and test address signal TPADD and output an internal address signal IADD to the core chip.
- the internal address signal IADD may include the address of a storage space in which data that belongs to data stored in the core chip and that is to be output is stored.
- the base chip may include a control logic unit 380 and an internal voltage generation unit 390 .
- the control logic unit 380 may generate a delay control signal DCON ⁇ 0:n> and a voltage control signal VCON ⁇ 0:m>.
- the control logic unit 380 may generate the delay control signal DCON ⁇ 0:n> and the voltage control signal VCON ⁇ 0:m> in response to the test address signal TPADD.
- the control logic unit 380 may generate the delay control signal DCON ⁇ 0:n> based on memory resetting information MRS together with the test address signal TPADD.
- the memory resetting information MRS may include information about the operation of the stacked memory device 3 and may include information stored in a state machine, such as, for example but not limited to, a mode register set and an extension mode register set.
- the memory resetting information MRS may include information, such as read latency and a clock phase difference.
- the control logic unit 380 may include a decoding circuit for generating the delay control signal DCON ⁇ 0:n> and the voltage control signal VCON ⁇ 0:m> by decoding the test address signal TPADD and the memory resetting information MRS.
- the internal voltage generation unit 390 may receive the voltage control signal VCON ⁇ 0:m> and generate the internal reference voltage IVREF.
- the internal voltage generation unit 390 may increase or decrease the level of the internal reference voltage IVREF based on the voltage control signal VCON ⁇ 0:m>.
- the internal voltage generation unit 390 may be implemented using a common voltage control circuit for changing the level of the internal reference voltage IVREF in response to the voltage control signal VCON ⁇ 0:m>.
- the base chip may include a compression circuit 322 and a boundary scan circuit 323 .
- the compression circuit 322 may be electrically coupled between the test register 320 and the test port 45 .
- the compression circuit 322 may receive data stored in the test register 320 , may compress the received data, and may output the compressed data.
- the compression circuit 322 may compress data for each byte and output a compression test result through the test port 45 .
- the boundary scan circuit 323 may prevent data of specific bits from being compressed.
- the boundary scan circuit 323 may generate a boundary scan control signal BOUT ⁇ 0:1>.
- the compression circuit 322 may not compress data of specific bits when performing a compression operation for each byte in response to the boundary scan control signal BOUT ⁇ 0:1>.
- the stacked memory device 3 may perform a normal operation without being electrically coupled to a controller because the stacked memory device 3 may include the test ports 41 , 42 , 43 , 44 , and 45 , so a normal operation test may be enabled.
- a signal generated based on a signal input to the test ports 41 , 42 , 43 , 44 , 45 and a signal received through the test ports 41 , 42 , 43 , 44 , 45 may be transmitted to the normal ports 31 , 32 , 33 , 34 . Accordingly, the characteristic test of micro bumps that form the normal ports 31 , 32 , 33 , and 34 may be possible.
- FIG. 4 is a diagram illustrating a representation of an example of the configuration of the strobe signal generation unit 310 illustrated in FIG. 3 .
- the strobe signal generation unit 310 may include a strobe selection unit 410 and a timing control unit 420 .
- the strobe selection unit 410 may provide one of the normal strobe signals NDQS and NDQSB and the test strobe signals TDQS and TDQSB as the data strobe signals DQS and DQSB depending on the operation mode.
- the strobe selection unit 410 may output one of the normal strobe signals NDQS and NDQSB and the test strobe signals TDQS and TDQSB to the normal ports 32 and 33 in response to the operation mode signal TBUMP. For example, when, for example, the operation mode signal TBUMP is enabled while in the test operation mode, the strobe selection unit 410 may output the test strobe signals TDQS and TDQSB as the data strobe signals DQS and DQSB. When, for example, the operation mode signal TBUMP is disabled during a normal operation, the strobe selection unit 410 may output the normal strobe signals NDQS and NDQSB as the data strobe signals DQS and DQSB.
- the strobe selection unit 410 may be implemented using a multiplexer controlled by the operation mode signal TBUMP and configured to output one of the normal strobe signals NDQS and NDQSB and the test strobe signals TDQS and TDQSB.
- the timing control unit 420 may output one of the port strobe signals TPDQS and TPDQSB and the delay strobe signals DDQS and DDQSB, received through the test ports 41 and 42 , as the test strobe signals TDQS and TDQSB.
- the timing control unit 420 may be implemented using a multiplexer controlled by the strobe selection signal DQSSEL and configured to output one of the port strobe signals TPDQS and TPDQSB and the delay strobe signals DDQS and DDQSB.
- the port strobe signals TPDQS and TPDQSB may be directly received from an external device through the test ports 41 and 42 and may be signals whose phases are controlled by the external device.
- the strobe selection signal DQSSEL may include any signal which may be used in the stacked memory device 3 .
- the strobe selection signal DQSSEL may be generated based on the test address signal TPADD (i.e., see FIG. 3 ).
- the delay strobe signals DDQS and DDQSB may be generated based on the test clock signals TPCK and TPCKB received through the test port 43 .
- the timing control unit 420 may further include a delay unit 421 .
- the delay unit 421 may generate the delay strobe signals DDQS and DDQSB by delaying the test clock signals TPCK and TPCKB received through the test port 43 .
- the delay unit 421 may delay the test clock signals TPCK and TPCKB based on the delay control signal DCON ⁇ 0:m>.
- the test strobe signals TDQS and TDQSB outputted from the timing control unit 420 may be input to the strobe selection unit 410 through a buffer.
- the normal strobe signals NDQS and NDQSB may be generated based on the output control signal RCKD.
- the normal strobe signals NDQS and NDQSB may be implemented using a multiplexer for receiving the power supply voltage VDD and the ground voltage VSS.
- the output control signal RCKD may be toggled like the clock signal.
- the multiplexer may generate the normal strobe signals NDQS and NDQSB by alternately outputting the power supply voltage VDD and the ground voltage VSS when, for example, the output control signal RCKD is in a high level section and a low level section.
- FIG. 5 is a diagram illustrating a representation of an example of the address register 370 illustrated in FIG. 3 and added elements electrically coupled to the address register 370 .
- the address register 370 may include an address receiver 510 and an address latch unit 520 .
- the address receiver 510 may be electrically coupled to the normal port 34 .
- the stacked memory device 3 may receive the address signal ADD transmitted by the controller through the normal port 34 while in the normal operation mode. While in the test operation mode, the test port 44 may receive the test address signal TPADD.
- the test address signal TPADD may be input to the normal port 34 through a buffer 511 controlled by the operation mode signal TBUMP.
- the address receiver 510 may receive the test address signal TPADD through the normal port 34 .
- the address receiver 510 may compare a signal transmitted by the normal port 34 with the internal reference voltage IVREF and generate an output signal.
- the address latch unit 520 may latch the signal outputted from the address receiver 510 in synchronization with the clock signals CK and CKB.
- the address latch unit 520 may receive the clock signals CK and CKB from the normal port 35 .
- the clock signals CK and CKB may be input as differential signals.
- the clock signals CK and CKB received through the normal port 35 may be provided to the address latch unit 520 through the buffer 521 .
- the normal port 35 may receive the clock signals CK and CKB from the controller while in the normal operation mode of the stacked memory device 3 . While in the test operation mode of the stacked memory device 3 , the normal port 35 may receive the test clock signals TPCK and TPCKB received through the test port 43 .
- the stacked memory device 3 may include a test clock input unit 530 .
- the test clock signals TPCK and TPCKB received through the test port 43 may be provided to the normal port 35 through the test clock input unit 530 .
- the test clock input unit 530 may output the test clock signals TPCK and TPCKB to the normal port 35 .
- the address latch unit 520 may latch the output of the address receiver 510 based on the test clock signals TPCK and TPCKB and output the latched signal as the internal address signal IADD.
- FIG. 6 is a diagram illustrating a representation of an example of the configuration of the compression circuit 322 illustrated in FIG. 3 .
- the stacked memory device 3 may, for example but not limited to, input and output data of 32 bits as four group data.
- One group data may include information of 20 bits.
- the test register 420 may output the four group data.
- Each of the four group data may include data mask information of 2 bits, data of 16 bits, and data bus inversion information of 2 bits.
- the stacked memory device 3 supports a double data rate, and thus each bit may include an even bit and an odd bit.
- the compression circuit 322 may include a plurality of compression units COMP 611 - 618 .
- the compression circuit 322 may include a determination unit 620 .
- Each of the plurality of compression units 611 - 618 may perform a compression operation for each byte.
- the compression unit 611 may compress first to fourth even data mask bits DM0_EV, DM1_EV, DM2_EV, and DM3_EV.
- the compression unit 612 may compress first to fourth odd data mask bits DM0_OD, DM1_OD, DM2_OD, and DM3_OD.
- the compression unit 613 may compress a first even data bit DQ0_EV, a ninth even data bit DQ8_EV, a seventeenth even data bit DQ16_EV, and a twenty-fifth even data bit DQ24_EV.
- the compression unit 614 may compress a first odd data bit DQ0_OD, a ninth odd data bit DQ8_OD, a seventeenth odd data bit DQ16_OD, and a twenty-fifth odd data bit DQ24_OD.
- the compression unit 615 may compress an eighth even data bit DQ7_EV, a sixteenth even data bit DQ15_EV, a twenty-fourth even data bit DQ23_EV, and a thirty-second even data bit DQ31_EV.
- the compression unit 616 may compress an eighth odd data bit DQ7_OD, a sixteenth odd data bit DQ15_OD, a twenty-fourth odd data bit DQ23_OD, and a thirty-second odd data bit DQ31_OD.
- the compression unit 617 may compress first to fourth even data bus inversion bits DBI0_EV, DBI1_EV, DBI2_EV, and DBI3_EV.
- the compression unit 618 may compress first to fourth odd data bus inversion bits DBI0_OD, DBI1_OD, DBI0 OD, and DBI3_OD.
- Each of the compression units 611 - 618 may perform a compression operation on data that belongs to the group data and that has the same sequence for each byte, thus being capable of increasing efficiency and reliability of a data compression test.
- the pattern of each of the group data may be freely set and changeable because each of the compression units 611 - 618 performs a compression operation for each byte. Since the four group data has the same data pattern, data having the same sequence may be the same although the pattern of each of the four group data is freely set and changeable.
- the compression units 611 - 618 may receive the boundary scan control signals BOUT ⁇ 0:7> outputted from the boundary scan circuit 323 (i.e., see FIG. 3 ).
- the compression units 611 - 618 may prevent specific data belonging to compressed data of 4 bits and having 1 bit from being compressed based on the boundary scan is control signals BOUT ⁇ 0:7>.
- the compression unit 611 may generate a result of the compression by sequentially excluding the first to fourth even data mask bits DM0_EV, DM1_EV, DM2_EV, and DM3_EV one by one in response to the boundary scan control signal BOUT ⁇ 0>. For example, the compression unit 611 may compress the second to fourth even data mask bits DM1_EV, DM2_EV, and DM3_EV other than the first even data mask bit DM0_EV.
- the determination unit 620 may compress a compression test result COMPOUT, outputted from the compression unit 611 - 618 , again and output a test result signal TPOUT to the test port 45 .
- FIG. 7 is a diagram illustrating a representation of an example of an operation of the stacked memory device 3 according to an embodiment.
- the operation of the stacked memory device 3 according to an embodiment is described below with reference to FIGS. 3 to 7 .
- the operation mode signal TBUMP When, for example, the operation mode signal TBUMP is enabled, the stacked memory device 3 may enter a test operation mode.
- the test clock signals TPCK and TPCKB may be received through the test port 43 , and the test address signal TPADD having read command information RD may be is received for the read operation of the stacked memory device 3 .
- the output control signal RCKD may be generated.
- the timing control unit 420 may output the port strobe signals TPDQS and TPDQSB as the test strobe signals TDQS and TDQSB, and the strobe selection unit 410 may output the test strobe signals TDQS and TDQSB to the normal ports 32 and 33 as the data strobe signals DQS and DQSB.
- the data receiver 340 may compare data outputted from the normal port 31 with the internal reference voltage IVREF and receive a result of the comparison.
- the data latch unit 350 may latch the output of the data receiver 340 in synchronization with data strobe signals (i.e., the test strobe signals TDQS and TDQSB) provided by the normal ports 32 and 33 .
- the test register 320 may store the output of the data latch unit 350 . Accordingly, the test register 320 may store data outputted from the core chip through the normal port 31 .
- the port strobe signals TPDQS and TPDQSB may be input later by a time based on read latency RL and a clock phase difference tDQSCK after the test address signal TPADD having the read command information RD is received.
- the read latency RL may mean a delay time from a point of time at which the stacked memory device 3 receives a read command to a point of time at which data is actually output.
- the clock phase difference tDQSCK may mean the time during which the normal clock signal that may be input from the controller is delayed within the stacked memory device 3 .
- a time tTP may mean a time delay from the time when the test clock signals TPCK and TPCKB and the port strobe signals TPDQS and TPDQSB are input to the test ports 41 , 42 , and 43 to the time when the test clock signals TPCK and TPCKB and the port strobe signals TPDQS and TPDQSB are transmitted to the logic circuit after the normal ports 31 , 32 , and 33 and the normal ports 31 , 32 , and 33 are electrically coupled.
- Both the test address signal TPADD and the port strobe signals TPDQS and TPDQSB may be input to the test ports 41 , 42 , and 44 and transmitted to the logic circuit of the stacked memory device 3 .
- the time tTP may be offset, and additional timing control may not be necessary.
- a point of time at which the data D0, D1, D2, and D3 is output while the test address TPADD is transmitted from the test port to the normal port may be delayed by the time tTP.
- the port strobe signals TPDQS and TPDQSB are also transmitted from the test port to the normal port, a point of time at which the data strobe signals DQS and DQSB are generated is delayed by the time tTP.
- the point of time at which the data D0, D1, D2, and D3 is output may be synchronized with the point of time at which the data strobe signals DQS and DQSB are output.
- Data stored in the test register 320 may be output through the test port 45 after being compressed by the compression circuit 322 or without being compressed. Whether the micro bumps forming the normal ports 31 , 32 , 33 , 34 , and 35 are operating normally or not may be determined by monitoring whether a signal output through the test port 45 is normal (i.e., expected) or not (i.e., not expected).
- FIG. 8 is a diagram illustrating a representation of an example of an operation of the stacked memory device 3 when the delay strobe signals DDQS and DDQSB are generated using the timing control unit 420 (i.e., see FIGS. 3 and 4 ).
- the timing control unit 420 may generate the delay strobe signals DDQS and DDQSB by delaying the test clock signals TPCK and TPCKB in response to the test address signal TPADD and the delay control signal DCON ⁇ 0:n> generated based on the memory resetting information MRS.
- the delay unit 421 may generate the delay strobe signal DDQS having the same phase as the port strobe signal TPDQS by delaying the test clock signal TPCK.
- the delay unit 421 may change the phase of the delay strobe signal DDQS based on the delay control signal DCON ⁇ 0:n>. For example, if the edge of the delay strobe signal DDQS (TPDQS) is synchronized with a point of time at which the data DQ D0, D1, D2, D3 shifts, the edge of the delay strobe signal DDQS (TPDQS+0.25CK) delayed by the 1 ⁇ 4 cycle of the test clock signal TPCK may be placed is at the central part of a data-valid section.
- the edge of the delay strobe signal DDQS (TPDQS+0.5CK) delayed by the 1 ⁇ 2 cycle of the test clock signal TPCK may be synchronized with a point of time at which the data D1, D2, D3 shifts after the first data D0 of the data DQ.
- the stacked memory device 3 may provide the delay strobe signal DDQS having various phases as the test strobe signal TDQS using the timing control unit 420 . Accordingly, an optimal phase of the test strobe signal TDQS that may be synchronized with the data DQ may be set, and optimal timing margin setting may be possible according to the characteristics of the normal ports 31 , 32 , and 33 .
- FIG. 9 is a diagram illustrating a representation of an example of the relationship between the valid window of data DATA EYE and the internal reference voltage IVREF.
- the data receiver 340 can accurately receive the data if it compares the data, distributed in the section A, with the internal reference voltage IVREF. If the internal reference voltage generation unit 390 increases (IVREFU) the level of the internal reference voltage IVREF or decreases (IVREFD) the level of the internal reference voltage IVREF based on the voltage control signal VCON ⁇ 0:m>, the data receiver 340 may be unable to accurately receive the data distributed in the section A. Accordingly, the stacked memory device 3 may determine whether there is a fail in the micro bumps forming the normal port 31 while changing the level of the internal reference voltage IVREF.
- the stacked memory device discussed above are particular useful in the design of memory devices, processors, and computer systems.
- FIG. 10 a block diagram of a system employing the stacked memory device in accordance with the various embodiments are illustrated and generally designated by a reference numeral 1000 .
- the system 1000 may include one or more processors or central processing units (“CPUs”) 1100 .
- the CPU 1100 may be used individually or in combination with other CPUs. While the CPU 1100 will be referred to primarily in the singular, it will be understood by those skilled in the art that a system with any number of physical or logical CPUs may be implemented.
- a chipset 1150 may be operably coupled to the CPU 1100 .
- the chipset 1150 is a communication pathway for signals between the CPU 1100 and other components of the system 1000 , which may include a memory controller 1200 , an input/output (“I/O”) bus 1250 , and a disk drive controller 1300 .
- I/O input/output
- disk drive controller 1300 disk drive controller
- any one of a number of different signals may be transmitted through the chipset 1150 , and those skilled in the art will appreciate that the routing of the signals throughout the system 1000 can be readily adjusted without changing the underlying nature of the system.
- the memory controller 1200 may be operably coupled to the chipset 1150 .
- the memory controller 1200 may include at least one stacked memory device as discussed above with reference to FIGS. 1-9 .
- the memory controller 1200 can receive a request provided from the CPU 1100 , through the chipset 1150 .
- the memory controller 1200 may be integrated into the chipset 1150 .
- the memory controller 1200 may be operably coupled to one or more memory devices 1350 .
- the memory devices 1350 may include the at least one stacked memory device as discussed above with relation to FIGS. 1-9
- the memory devices 1350 may include a plurality of word lines and a plurality of bit lines for defining a plurality of memory cells.
- the memory devices 1350 may be any one of a number of industry standard memory types, including but not limited to, single inline memory modules (“SIMMs”) and dual inline memory modules (“DIMMs”). Further, the memory devices 1350 may facilitate the safe removal of the external data storage devices by storing both instructions and data.
- SIMMs single inline memory modules
- DIMMs dual inline memory modules
- the chipset 1150 may also be coupled to the I/O bus 1250 .
- the I/O bus 1250 may serve as a communication pathway for signals from the chipset 1150 to I/O devices 1410 , 1420 and 1430 .
- the I/O devices 1410 , 1420 and 1430 may include a mouse 1410 , a video display 1420 , or a keyboard 1430 .
- the I/O bus 1250 may employ any one of a number of communications protocols to communicate with the I/O devices 1410 , 1420 , and 1430 . Further, the I/O bus 1250 may be integrated into the chipset 1150 .
- the disk drive controller 1450 (i.e., internal disk drive) may also be operably coupled to the chipset 1150 .
- the disk drive controller 1450 may serve as the communication pathway between the chipset 1150 and one or more internal disk drives 1450 .
- the internal disk drive 1450 may facilitate disconnection of the external data storage devices by storing both instructions and data.
- the disk drive controller 1300 and the internal disk drives 1450 may communicate with each other or with the chipset 1150 using virtually any type of communication protocol, including all of those mentioned above with regard to the I/O bus 1250 .
- system 1000 described above in relation to FIG. 10 is merely one example of a system employing the stacked memory device as discussed above with relation to FIGS. 1-9 .
- the components may differ from the embodiments illustrated in FIG. 10 .
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
Description
- The present application claims priority under 35 U.S.C. §119(a) to Korean application number 10-2015-0000579, filed on Jan. 5, 2015, in the Korean Intellectual Property Office, which is incorporated herein by reference in its entirety.
- 1. Technical Field
- Various embodiments generally relate to a semiconductor device, and more particularly, to a stacked memory device and system.
- 2. Related Art
- In order to increase integration of a semiconductor apparatus, a 3 dimensional (3D) semiconductor apparatus has been proposed. A 3D semiconductor apparatus may include a plurality of chips stacked and packaged in a single package. The 3D semiconductor apparatus achieves maximum integration in a given space by vertically stacking two or more chips.
- According to some 3D semiconductor apparatuses, a plurality of the same type of chips are stacked. The plurality of the same type of chips are coupled to one another through metal line like wires. In this way, the plurality of the same type of chips operate as a single semiconductor apparatus.
- Some 3D semiconductor apparatuses may implement “Through Silicon Via” (TSV). The TSV may electrically couple all of a plurality of stacked chips by penetrating the plurality of stacked chips with “via”. A semiconductor apparatus having the TSV structure vertically penetrating and coupling each of the plurality of chips effectively reduces the size of the package better than a semiconductor apparatus utilizing the wire structure to couple each of the plurality of chips through, for example, edge-wiring.
- In an embodiment, a stacked memory device may be provided. The stacked memory device may include a core chip and a base chip. The base chip may include a data receiver configured to receive data outputted from the core chip through a first normal port. The base chip may include a strobe signal generation unit configured to generate a data strobe signal based on one of a normal strobe signal and a test strobe signal depending on an operation mode. The test strobe signal may be generated based on a signal received through a first test port. The base chip may include a test register configured to store data outputted from the data receiver in response to the data strobe signal.
- In an embodiment, a stacked memory device may be provided. The stacked memory device may include a core chip and a base chip. The base chip may include a data receiver configured to receive data outputted from the core chip through a first normal port. The stacked memory device may include a test register configured to store data outputted from the data receiver in synchronization with a test strobe signal generated based on a signal received through a first test port and output the stored data through a second test port.
-
FIG. 1 is a diagram illustrating a representation of an example of the configuration of a system according to an embodiment. -
FIG. 2 is a diagram illustrating a representation of an example of schematic configuration of a stacked memory device according to an embodiment. -
FIG. 3 is a diagram illustrating a representation of an example of the elements of a stacked memory device according to an embodiment. -
FIG. 4 is a diagram illustrating a representation of an example of the configuration of a strobe signal generation unit illustrated inFIG. 3 . -
FIG. 5 is a diagram illustrating a representation of an example of an address register illustrated inFIG. 3 and added elements electrically coupled to the address register. -
FIG. 6 is a diagram illustrating a representation of an example of the configuration of a compression circuit illustrated inFIG. 3 . -
FIG. 7 is a diagram illustrating a representation of an example of an operation of the stacked memory device according to an embodiment. -
FIG. 8 is a diagram illustrating a representation of an example of an operation of the stacked memory device when delay strobe signals are generated using a timing control unit. -
FIG. 9 is a diagram illustrating a representation of an example of the relationship between the valid window of data and an internal reference voltage. -
FIG. 10 illustrates a block diagram of an example of a representation of a system employing a stacked memory device in accordance with the various embodiments discussed above with relation to Fins. 1-9. - Various examples of the embodiments may be directed to a stacked memory device capable of performing its own normal operation test and micro bump characteristic test without a connection to a controller. A system including the stacked memory devices are described herein.
- Referring to
FIG. 1 , asystem 1 according to an embodiment may include apackage substrate 110, and aninterposer substrate 120. Thesystem 1 may include acontroller 130, andmemory 140. Theinterposer substrate 120 may be stacked over thepackage substrate 110. Thepackage substrate 110 may be electrically coupled to theinterposer substrate 120 through electrical coupling means 150, such as for example but not limited to bump balls, ball grid arrays, or C4 bumps. A signal path may be formed in theinterposer substrate 120 and thepackage substrate 110. Although not illustrated, thepackage substrate 110 may include package balls. The system may be electrically coupled to an external electronic device through, for example, the package balls. - The
controller 130 and thememory 140 may be stacked over theinterposer substrate 120 and may be electrically coupled throughmicro bumps 160. Thecontroller 130 may communicate with thememory 140 through the signal path formed in theinterposer substrate 120. The elements of the system may be packaged into a single package and may be implemented using a form, such as a System on Chip (SoC), a System In Package (SIP), a multi-chip package, or a flip-chip package. - The
controller 130 may include a master device for controlling thememory 140. Thecontroller 130 may include a Central Processing Unit (CPU), a Graphic Processing Unit (GPU), a Digital Signal Processor (DSP), an Application Processor (AP), a controller chip, or a memory controller chip. - The
memory 140 may include a slave device controlled by thecontroller 130. Thememory 140 may include a volatile memory device, such as DRAM or may include a non-volatile memory device, such as a flash memory device, a phase change memory device (PCRAM), a resistive memory device (ReRAM), a ferroelectric memory device (FeRAM), a magnetic memory device (MRAM), or a spin injection magnetic memory device (STTRAM). Alternatively, thememory 140 may include a combination of two or more of the volatile memory device and the non-volatile memory devices. In an embodiment, thememory 140 may be a stacked memory device including a plurality of chips. -
FIG. 2 is a diagram illustrating a representation of an example of schematic configuration of astacked memory device 2 according to an embodiment. Referring toFIG. 2 , thestacked memory device 2 may include abase chip 210 and a plurality ofcore chips 220. Thebase chip 210 and the plurality ofcore chips 220 may be electrically coupled throughmicro bumps 221 and throughvias 222. For example, thebase chip 210 may send data to be stored in acore chip 220 through themicro bumps 221 and the throughvias 222 and receive data stored in acore chip 220. The number ofcore chips 220 has been illustrated as being two, but this is not intended to limit the number of core chips. There may be more or less than twocore chips 220. Thestacked memory device 2 may be included in thememory 140 illustrated inFIG. 1 . Thestacked memory device 2 may be used as thememory 140 illustrated inFIG. 1 . Each of the plurality ofcore chips 220 may include data storage spaces, such as for example but not limited to memory cell arrays, memory registers, and memory banks for storing data transmitted by thebase chip 210. - The
base chip 210 may include anormal logic circuit 211 and atest logic circuit 212. Thenormal logic circuit 211 may include a circuit for controlling all the normal operations, such as for example but not limited to the write operation, read operation, and refresh operation of the stackedmemory device 2. Thetest logic circuit 212 may include all the circuits for the test of the stackedmemory device 2. Thetest logic circuit 212 may include various circuits related to tests, such as for example but not limited to a built-in self test circuit, a self repair circuit, and a self stress circuit. Thetest logic circuit 212 may perform various test operations, such as for example but not limited to the connective test of the through vias or micro bumps, a boundary scan test, a wafer level test, a wafer burn-in test, data input/output tests, and a data compression test. Thetest logic circuit 212 may include repair logic capable of substituting fail memory cells with redundancy cells. - The
base chip 210 of the stackedmemory device 2 may include a plurality ofnormal ports 230 and a plurality oftest ports 240. The plurality ofnormal ports 230 may receive various control signals for the normal operation of the stackedmemory device 2 from thecontroller 130 ofFIG. 1 . For example, the plurality ofnormal ports 230 may receive data DQ, a data strobe signal DQS, a clock signal CK, a command signal CMD, and an address signal ADD from thecontroller 130 through the plurality ofnormal ports 230. The controls signals received through the plurality ofnormal ports 230 may be input to thenormal logic circuit 211. Thenormal logic circuit 211 enables the stackedmemory device 2 to perform a normal operation. The plurality oftest ports 240 may be accessed by another external device, such as, for example but not limited to, test equipment, directly and/or independently regardless of thecontroller 130, and may receive various control signals for a test operation from the external device. For example, control signals, such as for example but not limited to a test address signal TPADD, a test clock signal TPCK, and a port strobe signal TPDQS, may be received from the external device through the plurality oftest ports 240. The control signals received through the plurality oftest ports 240 may be input to thetest logic circuit 212. Thetest logic circuit 212 may enable thestacked memory device 2 to perform a test operation. Thetest logic circuit 211 may output a test result TPOUT through one or more test ports. The test result TPOUT is data or a result of operation of the data. - Both the plurality of
normal ports 230 and the plurality oftest ports 240 may be micro bump pads. Thenormal ports 230 may communicate with an external device through thecontroller 130, and thetest port 240 may communicate with an external device independently of thecontroller 130. Thenormal ports 230 may be normal pads, and thetest ports 240 may be direct access pads. In an embodiment, thetest logic circuit 212 may generate a signal for a test operation based on a signal received through thetest port 240 and send the signal to thenormal logic circuit 211 throughlinks 250 between thenormal logic circuit 211 and thetest logic circuit 212. For example, thetest logic circuit 212 may generate a signal for a test operation so that thenormal logic circuit 211 operates without control of thecontroller 130. Thetest logic circuit 212 enables the normal operation test of the stackedmemory device 2. Thetest logic circuit 212 may receive a normal operation test result from thenormal logic circuit 211 through thelinks 250 and output the received test result TPOUT through thetest port 240. -
FIG. 3 is a diagram illustrating a representation of an example of the elements of a stacked memory device 3 according to an embodiment. Referring toFIG. 3 , the stacked memory device 3 may include a core chip and a base chip. All the elements other than the core chip may be disposed in the base chip. The base chip may include a plurality ofnormal ports test ports normal ports 32 and 33 may be data strobe pads, and may output data strobe signals DQS and DQSB. Twonormal ports 32 and 33 may be configured in order to output differential data strobe signals DQS and DQSB, and may output a data strobe signal and the inversion signal of the data strobe signal. In general, when outputting data to the controller, a memory device may output information about a point of time when the data is output as the data strobe signals DQS and DQSB. For example, the data strobe signals DQS and DQSB may be a read data strobe signal. - The plurality of
test ports test port 41 and receive the inversion signal TPDQSB of the port strobe signal through thetest port 42. For example, the stacked memory device 3 may receive a test address signal TPADD through thetest port 44 and receive a test clock signal TPCK and the inversion signal TPCKB of the test clock signal through thetest port 43. Thetest port 45 may be used as a path for outputting data or for outputting a test result during a test operation. - The base chip may include a read path, a write path, a strobe
signal generation unit 310, and atest register 320. The read path may provide a path through which data stored in the core chip may be output to the outside of the stacked memory device 3 through a read operation. The read path may include aread register 330 and adata transceiver 331. Theread register 330 may store data that is stored in the core chip and output during a read operation. Thedata transceiver 331 may output data, stored in theread register 330, to the normal port 31. Amultiplexer 332 may be coupled between the readregister 330 and thedata transceiver 331. Themultiplexer 332 may output data, received from the readregister 330, to thedata transceiver 331 in response to an output control signal RCKD. Themultiplexer 332 may be used for a double data rate operation, and may alternately output rising data RDO and falling data FDO in synchronization with the rising edge and falling edge of the output control signal RCKD. - The write path may include a
data receiver 340, adata latch unit 350, and awrite register 360. Thedata receiver 340 may be electrically coupled to the normal port 31, and may receive data through the normal port 31. Thedata receiver 340 may receive data transmitted by the controller through the normal port 31 in normal operation mode. Thedata receiver 340 may receive data, outputted from the core chip, through the normal port 31 in a test operation mode. The data outputted from the core chip may be sent to the normal port 31 through the read path. Thedata receiver 340 may receive the data outputted from the core chip through the normal port 31. Thedata receiver 340 may compare the data outputted from the core chip with an internal reference voltage IVREF and generate an output signal. - The data latch
unit 350 may latch a signal, outputted from thedata receiver 340, as data strobe signals DQS and DQSB. Thewrite register 360 may store the output of the data latchunit 350 and send the stored data to the core chip. - The strobe
signal generation unit 310 may provide one of a pair of normal strobe signals NDQS and NDQSB and a pair of test strobe signals TDQS and TDQSB as a data strobe signal pair DQS and DQSB depending on the operation mode. The strobe signals may be differential signals. The strobesignal generation unit 310 may be electrically coupled to thenormal ports 32 and 33, and may output one of the normal strobe signals NDQS and NDQSB and the test strobe signals TDQS and TDQSB to thenormal ports 32 and 33. The strobesignal generation unit 310 may generate the test strobe signals TDQS and TDQSB based on the port strobe signals TPDQS and TPDQSB received through thetest ports signal generation unit 310 may output the normal strobe signals NDQS and NDQSB to thenormal ports 32 and 33 or output the test strobe signals TDQS and TDQSB to thenormal ports 32 and 33 in response to an operation mode signal TBUMP. The operation mode signal TBUMP may include a signal having information about operation mode of the stacked memory device 3. When, for example, the operation mode signal TBUMP is enabled, the stacked memory device 3 may enter a test operation mode. When, for example, the operation mode signal TBUMP is disabled, the stacked memory device 3 may terminate the test operation mode. - The strobe
signal generation unit 310 may generate the test strobe signals TDQS and TDQSB based on one of the port strobe signals TPDQS and TPDQSB received through thetest ports test port 43 in response to a strobe selection signal DQSSEL. A configuration and function of the strobesignal generation unit 310 are described later. - The
normal ports 32 and 33 may be electrically coupled to the data latchunit 350 and thetest register 320 through a buffer 311. The data strobe signals DQS and DQSB may be input to the data latchunit 350 and thetest register 320 through thenormal ports 32 and 33. Thetest register 320 may store data outputted from the data latchunit 350 in response to the data strobe signals DQS and DQSB. In the test operation mode, since the strobesignal generation unit 310 outputs the test strobe signals TDQS and TDQSB as the data strobe signals DQS and DQSB, thetest register 320 may store data outputted from the core chip in synchronization with the test strobe signals TDQS and TDQSB. - A register enable
unit 321 may be electrically coupled between the buffer 311 and thetest register 320. The register enableunit 321 may enable the data strobe signals DQS and DQSB to be selectively input to thetest register 320 depending on the operation mode. When the operation mode signal TBUMP is enabled, the register enableunit 321 may output the data strobe signals DQS and DQSB, received from thenormal pads 32 and 33, to thetest register 320. When the operation mode signal TBUMP is disabled, the register enableunit 321 may block the output of the data strobe signals DQS and DQSB to thetest register 320. For example, the register enableunit 321 enables thetest register 320 to receive only the test strobe signals TDQS and TDQSB during the test operation of the stacked memory device 3. The register enableunit 321 may include AND gates for respectively receiving the operation mode signal TBUMP and the data strobe signals DQS and DQSB. - The
test register 320 may store data outputted from the core chip and output the stored data through thetest port 45. Thetest register 320 may include a storage space for storing data outputted from the core chip and may include, for example but not limited to, a Multiple Input Signature Register (MISR). The MISR may be a circuit capable of performing specific operation on an input signal, comparing a result of the operation with an estimation value, and determining a pass or fail. Thetest register 320 may receive data outputted from the core chip, may perform specific operation on the data, and may output a result of a comparison between a result of the operation of the data and an estimation value through thetest port 45. A signal TPOUT output through thetest port 45 may be data or a test result based on the data. - The base chip may include an
address register 370. Theaddress register 370 may receive an address signal ADD transmitted by the controller through thenormal port 34 in the normal operation mode. Theaddress register 370 may receive a test address signal TPADD, received through thetest port 44, through thenormal port 34 in response to the operation mode signal TBUMP while in the test operation mode. Theaddress register 370 may generate an internal address signal IADD based on the received normal address signal ADD and test address signal TPADD and output an internal address signal IADD to the core chip. The internal address signal IADD may include the address of a storage space in which data that belongs to data stored in the core chip and that is to be output is stored. - The base chip may include a
control logic unit 380 and an internalvoltage generation unit 390. Thecontrol logic unit 380 may generate a delay control signal DCON<0:n> and a voltage control signal VCON<0:m>. Thecontrol logic unit 380 may generate the delay control signal DCON<0:n> and the voltage control signal VCON<0:m> in response to the test address signal TPADD. Thecontrol logic unit 380 may generate the delay control signal DCON<0:n> based on memory resetting information MRS together with the test address signal TPADD. The memory resetting information MRS may include information about the operation of the stacked memory device 3 and may include information stored in a state machine, such as, for example but not limited to, a mode register set and an extension mode register set. For example, the memory resetting information MRS may include information, such as read latency and a clock phase difference. Thecontrol logic unit 380 may include a decoding circuit for generating the delay control signal DCON<0:n> and the voltage control signal VCON<0:m> by decoding the test address signal TPADD and the memory resetting information MRS. - The internal
voltage generation unit 390 may receive the voltage control signal VCON<0:m> and generate the internal reference voltage IVREF. The internalvoltage generation unit 390 may increase or decrease the level of the internal reference voltage IVREF based on the voltage control signal VCON<0:m>. The internalvoltage generation unit 390 may be implemented using a common voltage control circuit for changing the level of the internal reference voltage IVREF in response to the voltage control signal VCON<0:m>. - The base chip may include a
compression circuit 322 and aboundary scan circuit 323. Thecompression circuit 322 may be electrically coupled between thetest register 320 and thetest port 45. Thecompression circuit 322 may receive data stored in thetest register 320, may compress the received data, and may output the compressed data. Thecompression circuit 322 may compress data for each byte and output a compression test result through thetest port 45. When thecompression circuit 322 performs a compression operation for each byte, theboundary scan circuit 323 may prevent data of specific bits from being compressed. Theboundary scan circuit 323 may generate a boundary scan control signal BOUT<0:1>. Thecompression circuit 322 may not compress data of specific bits when performing a compression operation for each byte in response to the boundary scan control signal BOUT<0:1>. - The stacked memory device 3 may perform a normal operation without being electrically coupled to a controller because the stacked memory device 3 may include the
test ports test ports test ports normal ports normal ports -
FIG. 4 is a diagram illustrating a representation of an example of the configuration of the strobesignal generation unit 310 illustrated inFIG. 3 . Referring toFIG. 4 , the strobesignal generation unit 310 may include astrobe selection unit 410 and atiming control unit 420. Thestrobe selection unit 410 may provide one of the normal strobe signals NDQS and NDQSB and the test strobe signals TDQS and TDQSB as the data strobe signals DQS and DQSB depending on the operation mode. Thestrobe selection unit 410 may output one of the normal strobe signals NDQS and NDQSB and the test strobe signals TDQS and TDQSB to thenormal ports 32 and 33 in response to the operation mode signal TBUMP. For example, when, for example, the operation mode signal TBUMP is enabled while in the test operation mode, thestrobe selection unit 410 may output the test strobe signals TDQS and TDQSB as the data strobe signals DQS and DQSB. When, for example, the operation mode signal TBUMP is disabled during a normal operation, thestrobe selection unit 410 may output the normal strobe signals NDQS and NDQSB as the data strobe signals DQS and DQSB. Thestrobe selection unit 410 may be implemented using a multiplexer controlled by the operation mode signal TBUMP and configured to output one of the normal strobe signals NDQS and NDQSB and the test strobe signals TDQS and TDQSB. - The
timing control unit 420 may output one of the port strobe signals TPDQS and TPDQSB and the delay strobe signals DDQS and DDQSB, received through thetest ports timing control unit 420 may be implemented using a multiplexer controlled by the strobe selection signal DQSSEL and configured to output one of the port strobe signals TPDQS and TPDQSB and the delay strobe signals DDQS and DDQSB. The port strobe signals TPDQS and TPDQSB may be directly received from an external device through thetest ports FIG. 3 ). The delay strobe signals DDQS and DDQSB may be generated based on the test clock signals TPCK and TPCKB received through thetest port 43. Thetiming control unit 420 may further include adelay unit 421. Thedelay unit 421 may generate the delay strobe signals DDQS and DDQSB by delaying the test clock signals TPCK and TPCKB received through thetest port 43. Thedelay unit 421 may delay the test clock signals TPCK and TPCKB based on the delay control signal DCON<0:m>. The test strobe signals TDQS and TDQSB outputted from thetiming control unit 420 may be input to thestrobe selection unit 410 through a buffer. - The normal strobe signals NDQS and NDQSB may be generated based on the output control signal RCKD. The normal strobe signals NDQS and NDQSB may be implemented using a multiplexer for receiving the power supply voltage VDD and the ground voltage VSS. The output control signal RCKD may be toggled like the clock signal. The multiplexer may generate the normal strobe signals NDQS and NDQSB by alternately outputting the power supply voltage VDD and the ground voltage VSS when, for example, the output control signal RCKD is in a high level section and a low level section.
-
FIG. 5 is a diagram illustrating a representation of an example of theaddress register 370 illustrated inFIG. 3 and added elements electrically coupled to theaddress register 370. Referring toFIG. 5 , theaddress register 370 may include anaddress receiver 510 and anaddress latch unit 520. Theaddress receiver 510 may be electrically coupled to thenormal port 34. The stacked memory device 3 may receive the address signal ADD transmitted by the controller through thenormal port 34 while in the normal operation mode. While in the test operation mode, thetest port 44 may receive the test address signal TPADD. The test address signal TPADD may be input to thenormal port 34 through abuffer 511 controlled by the operation mode signal TBUMP. While in the test operation mode of the stacked memory device 3, theaddress receiver 510 may receive the test address signal TPADD through thenormal port 34. Theaddress receiver 510 may compare a signal transmitted by thenormal port 34 with the internal reference voltage IVREF and generate an output signal. - The
address latch unit 520 may latch the signal outputted from theaddress receiver 510 in synchronization with the clock signals CK and CKB. Theaddress latch unit 520 may receive the clock signals CK and CKB from thenormal port 35. The clock signals CK and CKB may be input as differential signals. The clock signals CK and CKB received through thenormal port 35 may be provided to theaddress latch unit 520 through thebuffer 521. Thenormal port 35 may receive the clock signals CK and CKB from the controller while in the normal operation mode of the stacked memory device 3. While in the test operation mode of the stacked memory device 3, thenormal port 35 may receive the test clock signals TPCK and TPCKB received through thetest port 43. - The stacked memory device 3 may include a test
clock input unit 530. The test clock signals TPCK and TPCKB received through thetest port 43 may be provided to thenormal port 35 through the testclock input unit 530. When, for example, the operation mode signal TBUMP is enabled, the testclock input unit 530 may output the test clock signals TPCK and TPCKB to thenormal port 35. While in the test operation mode, theaddress latch unit 520 may latch the output of theaddress receiver 510 based on the test clock signals TPCK and TPCKB and output the latched signal as the internal address signal IADD. -
FIG. 6 is a diagram illustrating a representation of an example of the configuration of thecompression circuit 322 illustrated inFIG. 3 . Referring toFIG. 6 , the stacked memory device 3 may, for example but not limited to, input and output data of 32 bits as four group data. One group data may include information of 20 bits. Thetest register 420 may output the four group data. Each of the four group data may include data mask information of 2 bits, data of 16 bits, and data bus inversion information of 2 bits. The stacked memory device 3 supports a double data rate, and thus each bit may include an even bit and an odd bit. Thecompression circuit 322 may include a plurality of compression units COMP 611-618. Thecompression circuit 322 may include adetermination unit 620. Each of the plurality of compression units 611-618 may perform a compression operation for each byte. Thecompression unit 611 may compress first to fourth even data mask bits DM0_EV, DM1_EV, DM2_EV, and DM3_EV. The compression unit 612 may compress first to fourth odd data mask bits DM0_OD, DM1_OD, DM2_OD, and DM3_OD. The compression unit 613 may compress a first even data bit DQ0_EV, a ninth even data bit DQ8_EV, a seventeenth even data bit DQ16_EV, and a twenty-fifth even data bit DQ24_EV. Thecompression unit 614 may compress a first odd data bit DQ0_OD, a ninth odd data bit DQ8_OD, a seventeenth odd data bit DQ16_OD, and a twenty-fifth odd data bit DQ24_OD. Thecompression unit 615 may compress an eighth even data bit DQ7_EV, a sixteenth even data bit DQ15_EV, a twenty-fourth even data bit DQ23_EV, and a thirty-second even data bit DQ31_EV. Thecompression unit 616 may compress an eighth odd data bit DQ7_OD, a sixteenth odd data bit DQ15_OD, a twenty-fourth odd data bit DQ23_OD, and a thirty-second odd data bit DQ31_OD. Thecompression unit 617 may compress first to fourth even data bus inversion bits DBI0_EV, DBI1_EV, DBI2_EV, and DBI3_EV. The compression unit 618 may compress first to fourth odd data bus inversion bits DBI0_OD, DBI1_OD, DBI0 OD, and DBI3_OD. Each of the compression units 611-618 may perform a compression operation on data that belongs to the group data and that has the same sequence for each byte, thus being capable of increasing efficiency and reliability of a data compression test. The pattern of each of the group data may be freely set and changeable because each of the compression units 611-618 performs a compression operation for each byte. Since the four group data has the same data pattern, data having the same sequence may be the same although the pattern of each of the four group data is freely set and changeable. - The compression units 611-618 may receive the boundary scan control signals BOUT<0:7> outputted from the boundary scan circuit 323 (i.e., see
FIG. 3 ). The compression units 611-618 may prevent specific data belonging to compressed data of 4 bits and having 1 bit from being compressed based on the boundary scan is control signals BOUT<0:7>. For example, if a result of the compression of the first to fourth even data mask bits DM0_EV, DM1_EV, DM2_EV, and DM3_EV by thecompression unit 611 is a fail, thecompression unit 611 may generate a result of the compression by sequentially excluding the first to fourth even data mask bits DM0_EV, DM1_EV, DM2_EV, and DM3_EV one by one in response to the boundary scan control signal BOUT<0>. For example, thecompression unit 611 may compress the second to fourth even data mask bits DM1_EV, DM2_EV, and DM3_EV other than the first even data mask bit DM0_EV. In this example, if a result of the compression of the second to fourth even data mask bits DM1_EV, DM2_EV, and DM3_EV is a pass, it may be easily detected that a fail has occurred in the first even data mask bit DM0_EV. Thedetermination unit 620 may compress a compression test result COMPOUT, outputted from the compression unit 611-618, again and output a test result signal TPOUT to thetest port 45. -
FIG. 7 is a diagram illustrating a representation of an example of an operation of the stacked memory device 3 according to an embodiment. The operation of the stacked memory device 3 according to an embodiment is described below with reference toFIGS. 3 to 7 . When, for example, the operation mode signal TBUMP is enabled, the stacked memory device 3 may enter a test operation mode. During the test operation mode, the test clock signals TPCK and TPCKB may be received through thetest port 43, and the test address signal TPADD having read command information RD may be is received for the read operation of the stacked memory device 3. After a lapse of a specific time since the test address signal TPADD having the read command information RD is received, the output control signal RCKD may be generated. When the output control signal RCKD is generated, data DQ D0, D1, D2, and D3 outputted from the core chip and stored in theread register 330 may be output to the normal port 31. Thereafter, the port strobe signals TPDQS and TPDQSB may be input through thetest ports timing control unit 420 may output the port strobe signals TPDQS and TPDQSB as the test strobe signals TDQS and TDQSB, and thestrobe selection unit 410 may output the test strobe signals TDQS and TDQSB to thenormal ports 32 and 33 as the data strobe signals DQS and DQSB. - The
data receiver 340 may compare data outputted from the normal port 31 with the internal reference voltage IVREF and receive a result of the comparison. The data latchunit 350 may latch the output of thedata receiver 340 in synchronization with data strobe signals (i.e., the test strobe signals TDQS and TDQSB) provided by thenormal ports 32 and 33. Thetest register 320 may store the output of the data latchunit 350. Accordingly, thetest register 320 may store data outputted from the core chip through the normal port 31. - The port strobe signals TPDQS and TPDQSB may be input later by a time based on read latency RL and a clock phase difference tDQSCK after the test address signal TPADD having the read command information RD is received. The read latency RL may mean a delay time from a point of time at which the stacked memory device 3 receives a read command to a point of time at which data is actually output. The clock phase difference tDQSCK may mean the time during which the normal clock signal that may be input from the controller is delayed within the stacked memory device 3. A time tTP may mean a time delay from the time when the test clock signals TPCK and TPCKB and the port strobe signals TPDQS and TPDQSB are input to the
test ports normal ports 31, 32, and 33 and thenormal ports 31, 32, and 33 are electrically coupled. Both the test address signal TPADD and the port strobe signals TPDQS and TPDQSB may be input to thetest ports FIG. 7 , a point of time at which the data D0, D1, D2, and D3 is output while the test address TPADD is transmitted from the test port to the normal port may be delayed by the time tTP. In contrast, since the port strobe signals TPDQS and TPDQSB are also transmitted from the test port to the normal port, a point of time at which the data strobe signals DQS and DQSB are generated is delayed by the time tTP. Accordingly, the point of time at which the data D0, D1, D2, and D3 is output may be synchronized with the point of time at which the data strobe signals DQS and DQSB are output. Data stored in thetest register 320 may be output through thetest port 45 after being compressed by thecompression circuit 322 or without being compressed. Whether the micro bumps forming thenormal ports test port 45 is normal (i.e., expected) or not (i.e., not expected). -
FIG. 8 is a diagram illustrating a representation of an example of an operation of the stacked memory device 3 when the delay strobe signals DDQS and DDQSB are generated using the timing control unit 420 (i.e., seeFIGS. 3 and 4 ). Referring toFIG. 8 , thetiming control unit 420 may generate the delay strobe signals DDQS and DDQSB by delaying the test clock signals TPCK and TPCKB in response to the test address signal TPADD and the delay control signal DCON<0:n> generated based on the memory resetting information MRS. For example, thedelay unit 421 may generate the delay strobe signal DDQS having the same phase as the port strobe signal TPDQS by delaying the test clock signal TPCK. In this example, thedelay unit 421 may change the phase of the delay strobe signal DDQS based on the delay control signal DCON<0:n>. For example, if the edge of the delay strobe signal DDQS (TPDQS) is synchronized with a point of time at which the data DQ D0, D1, D2, D3 shifts, the edge of the delay strobe signal DDQS (TPDQS+0.25CK) delayed by the ¼ cycle of the test clock signal TPCK may be placed is at the central part of a data-valid section. For example, the edge of the delay strobe signal DDQS (TPDQS+0.5CK) delayed by the ½ cycle of the test clock signal TPCK may be synchronized with a point of time at which the data D1, D2, D3 shifts after the first data D0 of the data DQ. The stacked memory device 3 may provide the delay strobe signal DDQS having various phases as the test strobe signal TDQS using thetiming control unit 420. Accordingly, an optimal phase of the test strobe signal TDQS that may be synchronized with the data DQ may be set, and optimal timing margin setting may be possible according to the characteristics of thenormal ports 31, 32, and 33. -
FIG. 9 is a diagram illustrating a representation of an example of the relationship between the valid window of data DATA EYE and the internal reference voltage IVREF. For example, it may be assumed that data outputted from the core chip has a distribution corresponding to a section A while passing through the normal port 31. In this example, thedata receiver 340 can accurately receive the data if it compares the data, distributed in the section A, with the internal reference voltage IVREF. If the internal referencevoltage generation unit 390 increases (IVREFU) the level of the internal reference voltage IVREF or decreases (IVREFD) the level of the internal reference voltage IVREF based on the voltage control signal VCON<0:m>, thedata receiver 340 may be unable to accurately receive the data distributed in the section A. Accordingly, the stacked memory device 3 may determine whether there is a fail in the micro bumps forming the normal port 31 while changing the level of the internal reference voltage IVREF. - The stacked memory device discussed above (see
FIGS. 1-9 ) are particular useful in the design of memory devices, processors, and computer systems. For example, referring toFIG. 10 , a block diagram of a system employing the stacked memory device in accordance with the various embodiments are illustrated and generally designated by areference numeral 1000. Thesystem 1000 may include one or more processors or central processing units (“CPUs”) 1100. TheCPU 1100 may be used individually or in combination with other CPUs. While theCPU 1100 will be referred to primarily in the singular, it will be understood by those skilled in the art that a system with any number of physical or logical CPUs may be implemented. - A
chipset 1150 may be operably coupled to theCPU 1100. Thechipset 1150 is a communication pathway for signals between theCPU 1100 and other components of thesystem 1000, which may include amemory controller 1200, an input/output (“I/O”)bus 1250, and adisk drive controller 1300. Depending on the configuration of the system, any one of a number of different signals may be transmitted through thechipset 1150, and those skilled in the art will appreciate that the routing of the signals throughout thesystem 1000 can be readily adjusted without changing the underlying nature of the system. - As stated above, the
memory controller 1200 may be operably coupled to thechipset 1150. Thememory controller 1200 may include at least one stacked memory device as discussed above with reference toFIGS. 1-9 . Thus, thememory controller 1200 can receive a request provided from theCPU 1100, through thechipset 1150. In alternate embodiments, thememory controller 1200 may be integrated into thechipset 1150. Thememory controller 1200 may be operably coupled to one ormore memory devices 1350. In an embodiment, thememory devices 1350 may include the at least one stacked memory device as discussed above with relation toFIGS. 1-9 , thememory devices 1350 may include a plurality of word lines and a plurality of bit lines for defining a plurality of memory cells. Thememory devices 1350 may be any one of a number of industry standard memory types, including but not limited to, single inline memory modules (“SIMMs”) and dual inline memory modules (“DIMMs”). Further, thememory devices 1350 may facilitate the safe removal of the external data storage devices by storing both instructions and data. - The
chipset 1150 may also be coupled to the I/O bus 1250. The I/O bus 1250 may serve as a communication pathway for signals from thechipset 1150 to I/O devices O devices video display 1420, or akeyboard 1430. The I/O bus 1250 may employ any one of a number of communications protocols to communicate with the I/O devices O bus 1250 may be integrated into thechipset 1150. - The disk drive controller 1450 (i.e., internal disk drive) may also be operably coupled to the
chipset 1150. Thedisk drive controller 1450 may serve as the communication pathway between thechipset 1150 and one or more internal disk drives 1450. Theinternal disk drive 1450 may facilitate disconnection of the external data storage devices by storing both instructions and data. Thedisk drive controller 1300 and theinternal disk drives 1450 may communicate with each other or with thechipset 1150 using virtually any type of communication protocol, including all of those mentioned above with regard to the I/O bus 1250. - It is important to note that the
system 1000 described above in relation toFIG. 10 is merely one example of a system employing the stacked memory device as discussed above with relation toFIGS. 1-9 . In alternate embodiments, such as cellular phones or digital cameras, the components may differ from the embodiments illustrated inFIG. 10 . - While certain embodiments have been described above, it will be understood to those skilled in the art that the embodiments described are by way of example only. Accordingly, the device and system described herein should not be limited based on the described embodiments. Rather, the device and system described herein should only be limited in light of the claims that follow when taken in conjunction with the above description and accompanying drawings.
Claims (24)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/185,197 US9640235B2 (en) | 2015-01-05 | 2016-06-17 | Stacked memory device and system |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020150000579A KR20160084100A (en) | 2015-01-05 | 2015-01-05 | Stacked memory apparatus and system |
KR10-2015-0000579 | 2015-01-05 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/185,197 Continuation US9640235B2 (en) | 2015-01-05 | 2016-06-17 | Stacked memory device and system |
Publications (2)
Publication Number | Publication Date |
---|---|
US20160196857A1 true US20160196857A1 (en) | 2016-07-07 |
US9396777B1 US9396777B1 (en) | 2016-07-19 |
Family
ID=56286842
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/724,027 Active US9396777B1 (en) | 2015-01-05 | 2015-05-28 | Stacked memory device and system |
US15/185,197 Active US9640235B2 (en) | 2015-01-05 | 2016-06-17 | Stacked memory device and system |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/185,197 Active US9640235B2 (en) | 2015-01-05 | 2016-06-17 | Stacked memory device and system |
Country Status (2)
Country | Link |
---|---|
US (2) | US9396777B1 (en) |
KR (1) | KR20160084100A (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160364309A1 (en) * | 2015-06-12 | 2016-12-15 | SK Hynix Inc. | Input/output (i/o) line test device and method for controlling the same |
CN108806762A (en) * | 2018-09-05 | 2018-11-13 | 长鑫存储技术有限公司 | Storage chip test circuit device and test method |
US20180372795A1 (en) * | 2017-06-21 | 2018-12-27 | SK Hynix Inc. | Semiconductor device including test circuit |
CN109164374A (en) * | 2018-09-28 | 2019-01-08 | 长鑫存储技术有限公司 | Chip and chip test system |
CN109643563A (en) * | 2016-08-10 | 2019-04-16 | 美光科技公司 | Semiconductor decker with data/address bus |
US10446255B2 (en) * | 2016-06-13 | 2019-10-15 | International Business Machines Corporation | Reference voltage calibration in memory during runtime |
US10705934B2 (en) * | 2017-06-30 | 2020-07-07 | Taiwan Semiconductor Manufacturing Co., Ltd. | Scan synchronous-write-through testing architectures for a memory device |
US10964364B2 (en) * | 2019-08-21 | 2021-03-30 | SK Hynix Inc. | Semiconductor device and semiconductor system including the same |
US11256588B2 (en) | 2017-06-30 | 2022-02-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Scan synchronous-write-through testing architectures for a memory device |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20160084100A (en) * | 2015-01-05 | 2016-07-13 | 에스케이하이닉스 주식회사 | Stacked memory apparatus and system |
KR102665270B1 (en) * | 2016-11-09 | 2024-05-13 | 에스케이하이닉스 주식회사 | Semiconductor memory device and operating method thereof |
KR20180072316A (en) * | 2016-12-21 | 2018-06-29 | 에스케이하이닉스 주식회사 | Semiconductor device |
US9984740B1 (en) * | 2017-03-21 | 2018-05-29 | Micron Technology, Inc. | Timing control for input receiver |
KR102471531B1 (en) * | 2017-12-21 | 2022-11-28 | 에스케이하이닉스 주식회사 | Semiconductor apparatus and system capable of performing high speed test in low speed operation environment |
KR102543177B1 (en) * | 2018-03-12 | 2023-06-14 | 삼성전자주식회사 | High bandwidth memory (hbm) device and system device having the same |
KR102579174B1 (en) * | 2018-12-24 | 2023-09-18 | 에스케이하이닉스 주식회사 | Stacked memory device and memory system inclduing the same |
KR20210079543A (en) | 2019-12-20 | 2021-06-30 | 삼성전자주식회사 | High bandwidth memory and system having the same |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100891326B1 (en) * | 2006-07-31 | 2009-03-31 | 삼성전자주식회사 | Test method and system for semiconductor memory device using data strobe signal generated from internal clock signal of semiconductor memory device |
JP2012083243A (en) * | 2010-10-13 | 2012-04-26 | Elpida Memory Inc | Semiconductor device and testing method thereof |
JP2012226794A (en) * | 2011-04-18 | 2012-11-15 | Elpida Memory Inc | Semiconductor device and method of controlling semiconductor device |
KR102010963B1 (en) * | 2012-12-11 | 2019-08-14 | 에스케이하이닉스 주식회사 | Semiconductor apparatus |
KR102092745B1 (en) * | 2013-10-24 | 2020-03-24 | 에스케이하이닉스 주식회사 | Semiconductor appratus and testing method thereof |
KR20150097074A (en) * | 2014-02-18 | 2015-08-26 | 에스케이하이닉스 주식회사 | Test circuit and semiconductor apparatus including the same |
KR20160084100A (en) * | 2015-01-05 | 2016-07-13 | 에스케이하이닉스 주식회사 | Stacked memory apparatus and system |
-
2015
- 2015-01-05 KR KR1020150000579A patent/KR20160084100A/en not_active Application Discontinuation
- 2015-05-28 US US14/724,027 patent/US9396777B1/en active Active
-
2016
- 2016-06-17 US US15/185,197 patent/US9640235B2/en active Active
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9959184B2 (en) * | 2015-06-12 | 2018-05-01 | SK Hynix Inc. | Input/output (I/O) line test device and method for controlling the same |
US20160364309A1 (en) * | 2015-06-12 | 2016-12-15 | SK Hynix Inc. | Input/output (i/o) line test device and method for controlling the same |
US10446255B2 (en) * | 2016-06-13 | 2019-10-15 | International Business Machines Corporation | Reference voltage calibration in memory during runtime |
CN109643563A (en) * | 2016-08-10 | 2019-04-16 | 美光科技公司 | Semiconductor decker with data/address bus |
US11120849B2 (en) | 2016-08-10 | 2021-09-14 | Micron Technology, Inc. | Semiconductor layered device with data bus |
EP3497699A4 (en) * | 2016-08-10 | 2020-04-01 | Micron Technology, Inc. | Semiconductor layered device with data bus |
US20180372795A1 (en) * | 2017-06-21 | 2018-12-27 | SK Hynix Inc. | Semiconductor device including test circuit |
CN109100632A (en) * | 2017-06-21 | 2018-12-28 | 爱思开海力士有限公司 | Semiconductor device including testing circuit |
US10935597B2 (en) * | 2017-06-21 | 2021-03-02 | SK Hynix Inc. | Semiconductor device including test circuit |
US10705934B2 (en) * | 2017-06-30 | 2020-07-07 | Taiwan Semiconductor Manufacturing Co., Ltd. | Scan synchronous-write-through testing architectures for a memory device |
US11256588B2 (en) | 2017-06-30 | 2022-02-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Scan synchronous-write-through testing architectures for a memory device |
US11734142B2 (en) | 2017-06-30 | 2023-08-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Scan synchronous-write-through testing architectures for a memory device |
CN108806762A (en) * | 2018-09-05 | 2018-11-13 | 长鑫存储技术有限公司 | Storage chip test circuit device and test method |
CN109164374A (en) * | 2018-09-28 | 2019-01-08 | 长鑫存储技术有限公司 | Chip and chip test system |
US10964364B2 (en) * | 2019-08-21 | 2021-03-30 | SK Hynix Inc. | Semiconductor device and semiconductor system including the same |
Also Published As
Publication number | Publication date |
---|---|
US9396777B1 (en) | 2016-07-19 |
US20160300603A1 (en) | 2016-10-13 |
KR20160084100A (en) | 2016-07-13 |
US9640235B2 (en) | 2017-05-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9640235B2 (en) | Stacked memory device and system | |
US11651801B2 (en) | Memory bandwidth aggregation using simultaneous access of stacked semiconductor memory die | |
CN110322912B (en) | Memory device for sampling data using control signals transmitted through TSVs | |
US9851401B2 (en) | Stacked memory device and semiconductor memory system including the same | |
US8381157B2 (en) | Semiconductor device, adjustment method thereof and data processing system | |
US9087571B2 (en) | Semiconductor memory device, method of adjusting the same and information processing system including the same | |
US9423454B2 (en) | Test circuit and semiconductor apparatus including the same | |
US9324380B2 (en) | Stacked semiconductor apparatus and semiconductor system capable of inputting signals through various paths | |
US10074444B2 (en) | Repair circuit, semiconductor apparatus and semiconductor system using the same | |
US8717839B2 (en) | Semiconductor device having plural penetration electrodes penetrating through semiconductor substrate and testing method thereof | |
JP2011081883A (en) | Semiconductor device, and information processing system including the same | |
US9368167B2 (en) | Semiconductor apparatus and testing method thereof | |
US20130121092A1 (en) | Semiconductor device including plural semiconductor chips stacked to one another | |
US20230376432A1 (en) | Separate inter-die connectors for data and error correction information and related computing systems, methods, and apparatuses | |
TWI759938B (en) | Memory device transmitting and receiving data at high speed and low power | |
US11783908B2 (en) | Stacked semiconductor device and semiconductor system including the same | |
US11289174B2 (en) | Stacked semiconductor device and semiconductor system including the same | |
US11646097B2 (en) | Stacked memory device and test method thereof | |
US11398290B2 (en) | Stacked memory device and memory system including the same | |
US10311923B2 (en) | Input circuit of three-dimensional semiconductor apparatus capable of enabling testing and direct access | |
US11776653B2 (en) | Memory device | |
US11521696B2 (en) | Data input circuit and memory device including the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SK HYNIX INC., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LEE, DONG UK;REEL/FRAME:035774/0554 Effective date: 20150505 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |