US20160111357A1 - Semiconductor device - Google Patents

Semiconductor device Download PDF

Info

Publication number
US20160111357A1
US20160111357A1 US14/982,155 US201514982155A US2016111357A1 US 20160111357 A1 US20160111357 A1 US 20160111357A1 US 201514982155 A US201514982155 A US 201514982155A US 2016111357 A1 US2016111357 A1 US 2016111357A1
Authority
US
United States
Prior art keywords
semiconductor chip
principal plane
chip
semiconductor
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US14/982,155
Inventor
Shinichi Uchida
Kenji Nishikawa
Masato Kanno
Mika YONEZAWA
Shunichi Kaeriyama
Toshinori Kiyohara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Electronics Corp
Original Assignee
Renesas Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Electronics Corp filed Critical Renesas Electronics Corp
Priority to US14/982,155 priority Critical patent/US20160111357A1/en
Publication of US20160111357A1 publication Critical patent/US20160111357A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49575—Assemblies of semiconductor devices on lead frames
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49503—Lead-frames or other flat leads characterised by the die pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5227—Inductive arrangements or effects of, or between, wiring layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • H01L24/92—Specific sequence of method steps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/10—Inductors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061—Disposition
    • H01L2224/0612—Layout
    • H01L2224/0615—Mirror array, i.e. array having only a reflection symmetry, i.e. bilateral symmetry
    • H01L2224/06154—Mirror array, i.e. array having only a reflection symmetry, i.e. bilateral symmetry covering only portions of the surface to be connected
    • H01L2224/06155—Covering only the peripheral area of the surface to be connected, i.e. peripheral arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061—Disposition
    • H01L2224/0618—Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/06181—On opposite sides of the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27—Manufacturing methods
    • H01L2224/27001—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate
    • H01L2224/27003—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate for holding or transferring the layer preform
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27—Manufacturing methods
    • H01L2224/273—Manufacturing methods by local deposition of the material of the layer connector
    • H01L2224/2733—Manufacturing methods by local deposition of the material of the layer connector in solid form
    • H01L2224/27334—Manufacturing methods by local deposition of the material of the layer connector in solid form using preformed layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/2902—Disposition
    • H01L2224/29034—Disposition the layer connector covering only portions of the surface to be connected
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29139—Silver [Ag] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/3201—Structure
    • H01L2224/32012—Structure relative to the bonding area, e.g. bond pad
    • H01L2224/32013—Structure relative to the bonding area, e.g. bond pad the layer connector being larger than the bonding area, e.g. bond pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/3205—Shape
    • H01L2224/32057—Shape in side view
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H01L2224/48249—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item the bond pad protruding from the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49113—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting different bonding areas on the semiconductor or solid-state body to a common bonding area outside the body, e.g. converging wires
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73215—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/741—Apparatus for manufacturing means for bonding, e.g. connectors
    • H01L2224/743—Apparatus for manufacturing layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/757—Means for aligning
    • H01L2224/75743—Suction holding means
    • H01L2224/75745—Suction holding means in the upper part of the bonding apparatus, e.g. in the bonding head
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8312—Aligning
    • H01L2224/83136—Aligning involving guiding structures, e.g. spacers or supporting members
    • H01L2224/83138—Aligning involving guiding structures, e.g. spacers or supporting members the guiding structures being at least partially left in the finished device
    • H01L2224/83141—Guiding structures both on and outside the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83191—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157—Partial encapsulation or coating
    • H01L23/3171—Partial encapsulation or coating the coating being directly applied to the semiconductor body, e.g. passivation layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49503—Lead-frames or other flat leads characterised by the die pad
    • H01L23/49513—Lead-frames or other flat leads characterised by the die pad having bonding material between chip and die pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49548—Cross section geometry
    • H01L23/49551—Cross section geometry characterised by bent parts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Definitions

  • the present invention relates to a semiconductor device and is a technology applicable, for example, to a semiconductor device in which two semiconductor chips are layered.
  • Japanese Unexamined Patent Application Publication No. 2011-54800 Japanese Unexamined Patent Application Publication No. 2011-54800.
  • a technology described in Japanese Unexamined Patent Application Publication No. 2011-54800 is one that makes the first semiconductor chip and the second semiconductor chip transmit and receive a signal therebetween.
  • an inductor is formed in each of the first semiconductor chip and the second semiconductor chip, and these inductors are faced mutually. Then, transmission and reception of the signal is performed between the first semiconductor chip and the second semiconductor chip by transmitting and receiving the signal between these inductors.
  • Japanese Unexamined Patent Application Publication. No. 2011-54800 describes a semiconductor device in which the first semiconductor chip is mounted over an element mounting part of a lead frame, and further the second semiconductor chip is mounted over this first semiconductor chip. In this semiconductor device, a part of an element formation plane of the second semiconductor chip protrudes from the first semiconductor chip. Then, the second semiconductor chip and a lead terminal are coupled by using a bonding wire.
  • the present inventors have examined a method whereby a first semiconductor chip is mounted over an element mounting part of a lead frame, a second semiconductor chip is mounted over this first semiconductor chip with its element formation plane faced to the first semiconductor chip, and further the second semiconductor chip and a lead terminal are coupled each other with a bonding wire.
  • a bonding head for coupling a bonding wire to the second semiconductor chip will interfere with the element mounting part.
  • the semiconductor device has a chip mounting part, a first semiconductor chip, and a second semiconductor chip.
  • the first semiconductor chip is mounted over the chip mounting part in a direction in which its first principal plane faces the chip mounting part.
  • a part of the second semiconductor chip is mounted over the first semiconductor chip in a direction in which its third principal plane faces the first semiconductor chip.
  • the element mounting part has a notch part.
  • a part of the second semiconductor chip overlaps the notch part.
  • a second electrode pad is provided in a region of the third principal plane of the second semiconductor chip that overlaps the notch part.
  • a first bonding wire couples to a first electrode pad of the first semiconductor chip, and a second bonding wire couples to the second electrode pad.
  • FIG. 1 is a plane view showing a configuration of semiconductor device according to an embodiment
  • FIG. 2 is an A-A′ sectional view of FIG. 1 ;
  • FIG. 3 is a diagram enlarging a region surrounded by dotted line of FIG. 1 ;
  • FIG. 4 is a diagram enlarging a region enclosed with a dotted line of FIG. 2 ;
  • FIG. 5 is a plane view showing one example of a structure of a first semiconductor chip
  • FIG. 6 is a B-B′ sectional view of FIG. 5 ;
  • FIG. 7 is a plane view showing one example of a structure of a second semiconductor chip
  • FIG. 8 is a C-C′ sectional view of FIG. 7 ;
  • FIG. 9 is a sectional view showing a first example of a shape of a fixed layer
  • FIG. 10 is a sectional view showing a second example of the shape of the fixed layer
  • FIG. 11 is a sectional view showing a third example of the shape of the fixed layer.
  • FIGS. 12A and 12B are sectional, views for explaining a method for manufacturing a semiconductor device
  • FIGS. 13A and 13B are sectional views for explaining the method for manufacturing a semiconductor device
  • FIGS. 14A, 14B, and 14C are sectional views for explaining a method for manufacturing a semiconductor device
  • FIGS. 15A, 158, and 15C are sectional views for explaining the method for manufacturing a semiconductor device
  • FIGS. 16A and 16B are flowcharts showing details of steps shown in FIGS. 13A and 13B ;
  • FIGS. 17A and 17B are flowcharts showing details of steps shown in FIGS. 13A and 13B ;
  • FIG. 18 is a plane view of a first, semiconductor chip according to a modification.
  • FIG. 19 is a plane view of a second semiconductor chip according to the modification.
  • FIG. 1 is a plane view showing a configuration of semiconductor device SD according to an embodiment.
  • FIG. 2 is an A-A′ sectional view of FIG. 1 .
  • FIG. 3 is a diagram enlarging a region enclosed with a dotted line of FIG. 1 .
  • FIG. 4 is a diagram enlarging a region enclosed with a dotted line of FIG. 2 .
  • the semiconductor device SD according to the embodiment has a chip mounting part DP, a first semiconductor chip SC 1 , and a second semiconductor chip SC 2 .
  • the first semiconductor chip SC 1 is mounted over the chip mounting part DP; a part of the second semiconductor chip SC 2 is mounted over the first semiconductor chip SC 1 .
  • the first semiconductor chip SC 1 has a first principal plane SFC 1 and a second principal plane SFC 2 .
  • the second principal plane SFC 2 is a plane opposite to the first principal plane SFC 1 .
  • the first semiconductor chip SC 1 is mounted over the chip mounting part DP in a direction in which the second principal plane SFC 2 faces the chip mounting part DP.
  • the second semiconductor chip SC 2 has a third principal plane SFC 3 and a fourth principal plane SFC 4 .
  • the fourth principal plane SFC 4 is a plane opposite to the third principal plane SFC 3 . Then, the part of the second semiconductor chip SC 2 is mounted over the first semiconductor chip SC 1 in a direction in which the third principal plane SFC 3 faces the first principal plane SFC 1 .
  • the chip mounting part DP has a notch part CP.
  • a part of the second semiconductor chip SC 2 overlaps the notch part CP.
  • first electrode pads PAD 11 , PAD 12 are provided in a portion of the first principal plane SFC 1 of the first semiconductor chip SC 1 that does not overlap the second semiconductor chip SC 2 ; in a region of the third principal plane SFC 3 of the second semiconductor chip SC 2 that does not overlap the notch part CP, a second electrode, pad PAD 2 is provided.
  • the semiconductor device SD has a first bonding wire WIR 1 and a second bonding wire WIR 2 .
  • One end of the first bonding wire WIR 1 is coupled to the first electrode pad PAD 11 (or the first electrode pad PAD 12 ); one end of the second bonding wire WIR 2 is coupled to the second electrode pad PAD 2 . In the following, they will be explained in detail.
  • the first semiconductor chip SC 1 is, for example, a semiconductor chip for power control and has a power transistor for power control and a control circuit for controlling this power transistor. Further, the first semiconductor chip SC 1 may have a logic circuit.
  • the second semiconductor chip SC 2 is, for example, a microcomputer (a microcontroller (MCU: Micro Control. Unit), a microprocessor (MPU: Micro-Processing Unit)), or the like. Then, the first semiconductor chip SC 1 is larger in size than the second semiconductor chip SC 2 . In this case, as shown in this embodiment, a structure of the semiconductor device SD is stabilized by locating the first semiconductor chip SC 1 under the second semiconductor chip SC 2 . However, the first semiconductor chip SC 1 may have a size of the same order as that of the second semiconductor chip SC 2 .
  • the second semiconductor chip SC 2 is made thicker than the first semiconductor chip SC 1 .
  • the thickness of the first semiconductor chip SC 1 is not less than 100 ⁇ m and not more than 300 ⁇ m; the thickness of the second semiconductor chip SC 2 is not less than 300 ⁇ m and not more than 500 ⁇ m.
  • the chip mounting part DP is a die pad of a lead frame, and is an approximately polygon, for example, a rectangle.
  • the notch part CP is provided on a side SID 1 of the chip mounting part DP. Designating a length of the second semiconductor chip SC 2 both in plane view and in a direction perpendicular to the side SID 1 as L (refer to FIGS. 1 and 3 ), a distance e from an end of a portion of the second semiconductor chip SC 2 that is located on the first semiconductor chip SC 1 to the notch part CP is set to more than or equal to L/2 (refer to FIGS. 1 and 3 ).
  • L length of the second semiconductor chip SC 2
  • the chip mounting part DP is an approximately rectangle and the side SID 1 is a long side of the chip mounting part DP. Then, one end of a support part FS 1 (for example, a suspension lead) couples to each of two sides that intersect the side SID 1 among three remaining sides of the chip mounting part DP. In the example shown in FIG. 1 , the support part FS 1 is coupled to almost a center of a short side of the chip mounting part DP.
  • a support part FS 1 for example, a suspension lead
  • a support part FS 2 is also coupled to the chip mounting part DP.
  • the support part FS 2 is also the suspension lead, and is located between lead terminals of the lead frame.
  • the support part FS 2 is such that a terminal being coupled to neither the first semiconductor chip SC 1 nor the second semiconductor chip SC 2 among the lead terminals is made to be the suspension lead.
  • an end of the support part FS 2 that is not coupled to the chip mounting part DP extends to the outside of a sealing resin MDR (to be described later).
  • multiple second lead terminals LT 2 are provided on a side of the chip mounting part DP that faces the side SID 1 .
  • multiple first lead terminals LT 1 are provided on the opposite side of the second lead terminals LT 2 across the chip mounting part DP.
  • WIR 2 couples to the second lead terminal LT 2
  • the other end of the first bonding wire WIR 1 couples to the first lead terminal LT 1 .
  • the support part FS 2 is provided among the multiple first lead terminals LT 1 . Specifically, two support parts FS 2 are provided.
  • the two support parts FS 2 are coupled to two angles that are not linked to the side SID 1 among four angles of the chip mounting part DP, respectively. Incidentally, ends of the first lead terminals LT 1 that are coupled to the first bonding wires WIR 1 face the short side of the chip mounting part DP.
  • a plane of the first lead terminal LT 1 to which the first bonding wire WIR 1 is coupled (in an example shown in FIG. 2 , a plane opposite to the first principal plane SFC 1 of the first semiconductor chip SC 1 ) and a plane of the second lead terminal LT 1 to which the second bonding wire WIR 2 is coupled (in the example shown in FIG. 2 , a plane opposite to the third principal plane SFC 3 of the second semiconductor chip SC 2 ) are opposite mutually.
  • a metal layer ML 1 is formed over a plane of a wire coupling side end of the first lead terminal LT 1 to which the first bonding wire WIR 1 is coupled; a metal layer ML 2 is formed over a plane of a wire coupling side end of the second lead terminal LT 2 to which the second bonding wire WIR 2 is coupled.
  • a plane of the second lead terminal LT 2 over which the metal layer ML 2 is formed is opposite to a plane of the first lead terminal LT 1 over which the metal layer ML 1 is formed.
  • the metal layers ML 1 , ML 2 are formed with a metal that easily join the bonding wire.
  • the metal layers ML 1 , ML 2 are formed, for example, of tin silver plating or the like.
  • the first semiconductor chip SC 1 since the first semiconductor chip SC 1 is mounted over the chip mounting part DP, it is desirable that potential of the chip mounting part DP agrees with a substrate potential of the first semiconductor chip SC 1 .
  • the first semiconductor chip SC 1 is an element for power control, a large difference occurs between the substrate potential of the first semiconductor chip SC 1 and a substrate potential of the second semiconductor chip SC 2 .
  • the chip mounting part DP and the second lead terminals LT 2 are brought close to each other, there arises a possibility that it will become impossible to secure insulation between them. In contrast to this, in the example shown in FIG.
  • a distance w 2 from the second lead terminal LT 2 to the chip mounting part DP is larger than a distance w 1 from the first lead terminal LT 1 to the chip mounting part DP in plane view. For this reason, it is possible to secure insulation between the chip mounting part DP and the second lead terminal LT 2 .
  • each of the first bonding wire WIR 1 and the second bonding wire WIR 2 has an inflection point in a thickness direction of the semiconductor device SD.
  • a distance from the first lead terminals LT 1 to an inflection point BP 1 of the first bonding wire WIR 1 is farther than a distance from the first electrode pad PAD 11 (or the first electrode pad PAD 12 ) of the first semiconductor chip SC 1 to the inflection point BP 1 .
  • an angle of the other end of the first bonding wire WIR 1 (the end coupled to the first lead terminal LT 1 ) the first lead terminal LT 1 is smaller than an angle of the one end of the first bonding wire WIR 1 (the end coupled to the first semiconductor chip SC 1 ) to the first semiconductor chip SC 1 .
  • first bonding wire WIR 1 is coupled to the first electrode pad PAD 11 (or the first electrode pad PAD 12 ), and subsequently, the other end of the first bonding wire WIR 1 is coupled to the second lead terminal LT 2 .
  • a distance from the second lead terminal LT 2 to an inflection point BP of the second bonding wire WIR 2 is shorter than a distance from the second electrode pad PAD 2 of the second semiconductor chip SC 2 to the inflection point BP 2 .
  • an angle of the other end of the second bonding wire WIR 2 (the end coupled to the second lead terminal LT 2 ) to the second lead terminal LT 2 is larger than an angle of the one end of the second bonding wire WIR 2 (the end coupled to the second semiconductor chip SC 2 ) to the second semiconductor chip SC 2 . This is because the one end of the second bonding wire WIR 2 is coupled to the second electrode pad PAD 2 after the other end of the second bonding wire WIR 2 was coupled to the second lead terminal LT 2 .
  • the semiconductor device SD has a resin holding part PH.
  • the resin holding part PH is comprised of two adjacent third lead terminals LT 3 and one terminal coupling part LC.
  • the terminal coupling part LC mutually couples ends of the third lead terminal LT 3 that are located inside the sealing resin MDR.
  • the terminal coupling part LC is formed integrally with the third lead terminal LT 3 .
  • the third lead terminals LT 3 are arranged side by side with the second lead terminals LT 2 , they are not coupled to the bonding wire.
  • the bonding wire is also not coupled to the terminal coupling part LC.
  • the resin holding parts PH are provided on both sides of the multiple second lead terminals LT 2 , respectively, in a direction in which the side SID 1 extends (an X-direction in FIG. 1 ).
  • the multiple second lead terminals LT 2 are provided between the first resin holding part PH and the second resin holding part PH.
  • the resin holding part PH is provided in order to suppress the terminal coupling part LC from coming off from the sealing resin MDR.
  • the number of the second lead terminals LT 2 is fewer than the number of the first lead terminals LT 1 .
  • the resin holding part PH is arranged side by side with the second lead terminals LT 2 .
  • the resin holding part PH may be arranged side by side with the first lead terminals LT 1 .
  • the first semiconductor chip SC 1 is arranged so as to overlap a center of the chip mounting part DP.
  • the second semiconductor chip SC 2 is smaller than the first semiconductor chip SC 1 , and for this reason, it is placed approaching toward the side SID 1 of the chip mounting part DP.
  • the part of the second semiconductor chip SC 2 protrudes from the first semiconductor chip SC 1 in plane view, and this protruded portion overlaps the notch part CP provided in the chip mounting part DP.
  • a width of the notch part CP is made larger than a width of the second semiconductor chip SC 2 in a direction in which the side SID 1 extends (the X-direction in FIG. 1 ). For this reason, in the X-direction of FIG. 1 , the whole of the second semiconductor chip SC 2 is located inside the notch part CP. However, in the X-direction of FIG. 1 , an end of the second semiconductor chip SC 2 may overlap the chip mounting part DP.
  • a taper is formed in an end TP on the opening side of the notch part CP.
  • This taper faces a direction in which the notch part CP is increased in width as the position goes outward.
  • an angle ⁇ of the end TP to the side SID 1 is, for example, not less than 135° and not more than 180°, it is not limited to this range.
  • a width of a side SID 2 that faces the notch part CP of the first semiconductor chip SC 1 is wider than the width of the notch part CP. For this reason, in the direction in which the side SID 2 extends, both ends of portions of the first semiconductor chip SC 1 that are located near the side SID 2 are supported by the chip mounting part DP. Therefore, stability of the first semiconductor chip SC 1 improves as compared with the case where a width of the chip mounting part DP in a direction perpendicular to the side SID 2 is made small. Incidentally, in plane view, a part of the side SID 2 overlaps the notch part CP.
  • the first semiconductor chip SC 1 has a semiconductor element and a first multilayer wiring layer MINC 1 to be described layer) over the first principal plane SFC 1 .
  • the first electrode pad PAD 11 and the first electrode pad PAD 12 are formed over the first multilayer wiring layer MINC 1 .
  • the first electrode pads PAD 11 are arranged along a fringe of the first semiconductor chip SC 1 , and the first electrode pads PAD 12 are arranged more inside of the first semiconductor chip SC 1 than the first electrode pads PAD 11 are. For this reason, a distance from the first electrode pad PAD 12 to the second semiconductor chip SC 2 is shorter than a distance from the first electrode pad PAD 11 to the second semiconductor chip SC 2 .
  • the first electrode pad PAD 12 is coupled to a power transistor that the first semiconductor chip SC 1 has; the first electrode pad PAD 11 is coupled to either one of a control circuit or a logic circuit of this power transistor.
  • the second semiconductor chip SC 2 has a semiconductor element and a second multilayer wiring layer MINC 2 (to be described later) over the third principal plane SFC 3 .
  • the second electrode pad PAD 2 is formed over the second multilayer wiring layer MINC 2 .
  • the chip mounting part DP is a conductive paste material, for example, silver paste, for example.
  • the second semiconductor chip is fixed over the first semiconductor chip SC 1 with the use of a fixed layer FR 2 in a direction in which the second multilayer wiring layer MINC 2 faces the first multilayer wiring layer MINC 1 of the first semiconductor chip SC 1 .
  • the fixed layer FR 2 is formed, for example, with the use of a non conductive film (NCF).
  • NCF non conductive film
  • the fourth principal plane SFC 4 of the second semiconductor chip SC 2 is covered with a protective layer PR 1 .
  • the protective layer PR 1 covers a whole surface of the fourth principal plane SFC 4 .
  • the protective layer PR 1 is, for example, a die attachment film (DAF), and is provided in order to protect the second semiconductor chip SC 2 when the second semiconductor chip SC 2 is mounted over the first semiconductor chip SC 1 .
  • the protective layer PR 1 may not be provided.
  • a first inductor IND 1 (to be described later) is formed over the first multilayer wiring layer MINC 1 of the first semiconductor chip SC 1 ; the second inductor IND 2 is formed over the second multilayer wiring layer MINC 2 of the second semiconductor chip SC 2 .
  • the first inductor IND 1 and the second inductor IND 2 overlap each other, and they are electrically combined mutually (for example, inductive coupling). Then, a signal for power transistor control that the second semiconductor chip SC 2 generated is inputted into a circuit for power transistor control of the first semiconductor chip SC 1 through the second inductor IND 2 and the first inductor IND 1 .
  • the semiconductor device SD has the sealing resin MDR.
  • the sealing resin MDR seals the followings: the chip mounting part DP; the first semiconductor chip SC 1 ; the second semiconductor chip SC 2 ; the first bonding wire WIR 1 ; the second bonding wire WIR 2 ; a coupling part of the first lead terminal LT 1 with the first bonding wire WIR 1 ; a coupling part of the second lead terminal LT 2 with the second bonding wire WIR 2 ; the terminal coupling part LC; a coupling part of the third lead terminal LT 3 with the terminal coupling part LC; and a part of the support part FS 2 .
  • the chip mounting part DP the first semiconductor chip SC 1 ; the second semiconductor chip SC 2 ; the first bonding wire WIR 1 ; the second bonding wire WIR 2 ; a coupling part of the first lead terminal LT 1 with the first bonding wire WIR 1 ; a coupling part of the second lead terminal LT 2 with the second bonding wire WIR 2 ; the terminal coupling
  • FIG. 1 and FIG. 2 show one example of the sealing structure of the semiconductor device SD, the sealing structure of the semiconductor device SD is not limited to the example shown in FIG. 1 and FIG. 2 .
  • FIG. 5 is a plane view showing one example of a structure of the first semiconductor chip 501 .
  • FIG. 6 is a B-B′ sectional view of FIG. 5 .
  • the first semiconductor Chip SC 1 has multiple transistors (in the example shown in this figure, a first transistor TR 1 and two second transistors TR 2 ) as elements for power control.
  • the first transistor TR 1 is a transistor of a first conductivity type (for example, p-channel type)
  • the second transistors TR 2 are transistors of a second conductivity type (for example, an n-channel type).
  • the first transistor TR 1 and the two second transistors TR 2 are arranged along a side of the first semiconductor chip SC 1 that is an opposite side of the side SID 2 .
  • the first transistor TR 1 is located between the two second transistors TR 2 .
  • first electrode pads PAD 12 that are coupled to the respective transistors are formed, respectively.
  • the first semiconductor chip SC 1 has at least one first inductor IND 1 (in the example shown in this figure, two inductors).
  • the first inductors IND 1 are located in region that overlaps the second semiconductor chip SC 2 in plane view.
  • the first inductors IND 1 are formed with the use of the first multilayer wiring layer MINC 1 .
  • wiring (not illustrated) or via is formed in the same layer as the first inductor IND 1 .
  • the first multilayer wiring layer MINC 1 is formed over a first substrate SUB 1 .
  • the first substrate SUB 1 is a semiconductor substrate such as a silicon substrate, for example.
  • the first transistor TR 1 and the second transistors TR 2 are formed over the first substrate SUB 1 .
  • a winding shaft of the first inductor IND 1 faces in a direction that intersects the first substrate SUB 1 (for example, a perpendicular direction).
  • a first depression DEP 1 is formed in a region of the first semiconductor chip SC 1 that overlaps the second semiconductor chip SC 2 in plane view.
  • a width of the first depression DEP 1 is larger than the width of the second semiconductor chip SC 2 .
  • the second semiconductor chip SC 2 fits into the first depression DEP 1 .
  • the first depression. DEP 1 is continuous with the side SID 2 .
  • the first depression DEP 1 is formed by not partially forming at least one layer of wiring layers (including a layer over which the first electrode pad PAD 11 and the first electrode pad. PAD 12 are formed) that is located higher above the layer over which the first inductor IND 1 is formed in the first multilayer wiring layer MINC 1 that the first semiconductor chip SC 1 has. This shortens a distance between the first inductor IND 1 and a second inductor IND 2 described later, and thereby precision of communication between them can be raised.
  • the first semiconductor chip SC 1 may not have the first depression DEP 1 .
  • FIG. 7 is a plane view showing one example of a structure of the second semiconductor chip SC 2 .
  • FIG. 8 is a C-C′ sectional view of FIG. 7 .
  • the second semiconductor chip SC 2 has at least one second inductor IND 2 (in the example shown in this figure, two inductors).
  • the number of the second inductors IND 2 is the same as the number of the first inductors IND 1 .
  • the second semiconductor chip SC 2 is arranged over the first semiconductor chip SC 1 , the second inductor IND 2 is formed in a position where it overlaps the first inductor IND 1 .
  • the second semiconductor chip SC 2 is enabled to communicate with the second semiconductor chip SC 2 through the second inductor IND 2 and the first inductor IND 1 in a state were the second semiconductor chip SC 2 is isolated from the first semiconductor chip SC 1 .
  • the second inductor IND 2 is formed with the use of the second multilayer wiring layer MINC 2 .
  • the second multilayer wiring layer MINC 2 is formed over a second substrate SUB 2 .
  • the second substrate SUB 2 is a semiconductor substrate such as a silicon substrate, for example.
  • An element for example, a MOS transistor
  • a center axis of the second inductor IND 2 faces in a direction that intersects the second substrate SUB 2 (for example, a perpendicular direction).
  • a second depression DEP 2 is formed in a region of the second semiconductor chip SC 2 that overlaps the first semiconductor chip SC 1 in plane view.
  • the second depression DEP 2 is continuous with three sides of the second semiconductor chip 2 .
  • the second depression DEP 2 is formed by not partially forming at least one layer of wiring layers (including a layer over which the second electrode pad PAD 2 is formed) that is located higher above the layer over which the second inductor IND 2 is formed in the second multilayer wiring layer MINC 2 that the second semiconductor chip SC 2 has. This shortens a distance between the second inductor IND 2 and the first inductor IND 1 , and thereby the precision of communication between them can be raised.
  • the second semiconductor chip SC 2 may not have the second depression DEP 2 .
  • a thickness of the second substrate SUB 2 is thicker than that of the first substrate SUB 1 .
  • the second semiconductor chip SC 2 is made thicker than the first semiconductor chip SC 1 .
  • the thickness of the second substrate SUB 2 is, for example, not less than 300 ⁇ m and not more than 500 ⁇ m; a thickness of the first substrate SUB 1 is, for example, not less than 100 ⁇ m and not more than 300 ⁇ m.
  • FIG. 9 is a sectional view showing a first example of a shape of the fixed layer FR 2 .
  • the fillet FR 21 is made higher than the protective layer PR 1 of the second semiconductor chip SC 2 .
  • a part of the fixed layer FR 2 protrudes into a side face of the first semiconductor chip SC 1 on a side SID 2 side, and forms a fillet FR 22 .
  • the fixed layer FR 2 also forms the fillet FR 22 , a fixing strength of the second semiconductor chip SC 2 to the first semiconductor chip SC 1 becomes large.
  • starting point of the dielectric breakdown between the second semiconductor chip SC 2 and the first semiconductor chip SC 1 is a portion of the second semiconductor chip SC 2 where its distance to the first semiconductor chip SC 1 is short.
  • a portion of the side face of the second semiconductor chip SC 2 that is located over the first semiconductor chip SC 1 is covered with the fillet FR 21 . For this reason, it is possible to suppress the dielectric breakdown from occurring between the first semiconductor chip SC 1 and the second semiconductor chip SC 2 with the side face of the second semiconductor chip SC 2 acting as a starting point.
  • FIG. 10 is a sectional view showing a second example of the shape of the fixed layer FR 2 .
  • the example shown in this figure is the same as the example shown in FIG. 9 except for point that the fillet FR 21 does not reach the protective layer PR 1 .
  • FIG. 11 is a sectional view showing a third example of the shape of the fixed layer FR 2 .
  • a part of the fillet FR 21 is made higher than the protective layer PR 1 , it is the same as the example shown in FIG. 9 except for a point that a remaining portion of the fillet FR 21 does not reach the protective layer PR 1 .
  • FIG. 12 to FIG. 15 is a sectional view for explaining a method for manufacturing a semiconductor device SD.
  • the first semiconductor chip SC 1 and the second semiconductor chip SC 2 are manufactured.
  • the first semiconductor chip SC 1 and the second semiconductor chip SC 2 are manufactured as follows, for example.
  • an element isolation film is formed over the first substrate SUB 1 (or the second substrate SUB 2 ) that is in a wafer state. Thereby, an element formation region is isolated.
  • the element isolation film is formed, for example, by using an STI method, but may be formed by using a LOCOS method.
  • a gate insulating film and a gate electrode are formed over the semiconductor substrate located in the element formation region.
  • the gate insulating film may be a silicon oxide film, or may be a high dielectric constant film (for example, hafnium silicate film) whose permittivity is higher than that of the silicon oxide film.
  • the gate electrode is formed with a polysilicon film.
  • the gate electrode is formed with a laminated film of a metallic film (for example, TiN) and the polysilicon film.
  • a metallic film for example, TiN
  • polysilicon resistance may be formed over the element isolation film.
  • an extension region of a source and a drain is formed over the semiconductor substrate that is located in the element formation region.
  • sidewalls are formed over side walls of the gate electrode.
  • an impurity region that becomes a source and a drain is formed in the semiconductor substrate located in the element formation region.
  • a MOS transistor is formed over the semiconductor substrate.
  • the first transistor TR 1 and the second transistors TR 2 are formed by using at least a part of the above-mentioned step.
  • the first multilayer wiring layer MINC 1 (or the second multilayer wiring layer MINC 2 ) is formed over the element isolation film and the MOS transistor.
  • the first electrode pads PAD 11 , PAD 12 (or the second electrode pad PAD 2 ) are formed over a wiring layer of an uppermost layer.
  • a protective insulation film (a passivation film) is formed over the multilayer wiring layer. An aperture located above the electrode pad is formed in the protective insulation film.
  • the first semiconductor chip SC 1 is formed by dicing the wafer that becomes the first semiconductor chips SC 1 into individual chips.
  • the protective layer PR 1 is stuck down on a plane that serves as the fourth principal plane SFC 4 of the second semiconductor chip SC 2 in the wafer.
  • a bump BMP is formed on each of the second electrode pads PAD 2 .
  • the bump BMP is formed with the use of a metal that easily join the second bonding wire WIR 2 such as gold, for example.
  • a wafer that becomes the second semiconductor chips SC 2 is diced into individual chips together with the protective layer PR 1 . Thereby, the second semiconductor chip SC 2 is manufactured with the protective layer PR 1 provided over it.
  • the first substrate SUB 1 of the first semiconductor chips SC 1 is ground to be thinned.
  • the second substrate SUB 2 of the second semiconductor chips SC 2 is ground to be thinned, if needed.
  • the fixed layer FR 2 is provided over a region of the first principal plane SFC 1 of the first semiconductor chip SC 1 over which the second semiconductor chip SC 2 is mounted.
  • the second semiconductor chip SC 2 is mounted over the first semiconductor chip SC 1 .
  • the third principal plane SFC 3 of the second semiconductor chip SC is made to face the fixed layer FR 2 .
  • the bump BMP of the second semiconductor chip SC 2 is made not to be covered with the first semiconductor chip SC 1 or the fixed layer FR 2 at this time.
  • a laminated body of the first semiconductor chip SC 1 and the second semiconductor chip SC 2 is mounted over the chip mounting part DP of the lead frame with the use of the fixed layer FR 1 .
  • the notch part CP of the chip mounting part. DP and the hump BMP of the second semiconductor chip SC 2 are made to overlap each other.
  • the first electrode pads PAD 11 and the first electrode pads PAD 12 of the first semiconductor chip SC 1 are coupled to the first lead terminals LT 1 by using the first bonding wires WIR 1 .
  • the other end of the first bonding wire WIR 1 is fixed to the first lead terminal LT 1 .
  • the second electrode pad PAD 2 of the second semiconductor chip SC 2 is coupled to the second lead terminal LT 2 by using the second bonding wire WIR 2 .
  • the one end of the second bonding wire WIR 2 is fixed to the bump BMP (namely, the second electrode pad PAD 2 ).
  • the bump BMP namely, the second electrode pad PAD 2
  • the bump BMP is formed in advance over the second electrode pad PAD 2 .
  • the one end of the second bonding wire WIR 2 can be coupled to the second electrode pad PAD 2 without pressing the one end of the second bonding wire WIR 2 to the second electrode pad PAD 2 firmly. Therefore, when the second bonding wire WIR 2 is fixed to the second electrode pad PAD 2 , it is possible to suppress the second semiconductor chip SC 2 from coming off from the first semiconductor chip SC 1 .
  • the second semiconductor chip SC 2 is made thicker than the first semiconductor chip SC 1 . Therefore, when the second bonding wire WIR 2 is attached to the second semiconductor chip SC 2 , it is possible to suppress the second semiconductor chip SC 2 from being damaged.
  • the lead frame is turned upside down. Thereby, conveyance of the lead frame becomes easy.
  • the sealing resin MDR is formed by using a metallic mold for sealing.
  • portions of the first lead terminal LT 1 and the second lead terminal LT 2 that are located outside the sealing resin MDR are deformed to be made as terminals.
  • the second semiconductor chip SC 2 may be mounted over the first semiconductor chip SC 1 after mounting the first semiconductor chip SC 1 over the chip mounting part DP.
  • FIG. 16 and FIG. 17 are flowcharts showing details of the step shown in FIGS. 13A and 13B .
  • a sheet-like fixed layer FR 2 cut into a predetermined shape is held (for example, being adsorbed) by using the assembly apparatus AT.
  • a cover film CF is provided on a plane of the fixed layer FR 2 that is held by the assembly apparatus AT.
  • the fixed layer FR 2 is pressed to a region of the first semiconductor chip SC 1 over which the second semiconductor chip SC 2 is mounted.
  • the assembly apparatus AT is elevated with the cover film CF adsorbed thereto. Thereby, the cover film CF is removed from the fixed layer FR 2 .
  • the assembly apparatus AT is made to hold the second semiconductor chip SC 2 .
  • the assembly apparatus AT adsorbs, for example, the fourth principal plane SFC 4 of the second semiconductor chip SC 2 . Since the fourth principal plane SFC is covered with the protective layer PR 1 at this time, no flaw is given to the fourth principal plane SFC 4 .
  • the second semiconductor chip SC 2 is pressed to the fixed layer FR 2 using the assembly apparatus AT. Thereby, the second semiconductor chip SC 2 is fixed over the first semiconductor chip SC 1 . Moreover, the fillets FR 21 , FR 22 are formed in the fixed layer FR 2 at this time.
  • the notch part CP is formed in the chip mounting part DP in this embodiment. Then, in plane view, the second electrode pad PAD 2 of the second semiconductor chip SC 2 overlaps the notch part CP. Therefore, when attaching the one end of the second bonding wire WIR 2 to the second electrode pad PAD 2 , it is possible to suppress a bonding tool and the chip mounting part DP from interfering each other.
  • second bonding wires WIR 21 located at ends among multiple second bonding wires WIR 2 extend aslant to the side SID 1 of the chip mounting part DP. For this reason, there arises a possibility that the second bonding wire WIR 21 or the bonding tool for attaching this wire will contact with the end TP of the notch part CP.
  • a taper is provided at the end TP of the notch part CP. Therefore, it is possible to suppress the second bonding wire WIR 21 or the bonding tool for attaching this wire from contacting with the end TP of the notch part CP.
  • FIG. 18 is a plane view of a first semiconductor chip SC 1 according to a modification
  • FIG. 19 is a plane view of a second semiconductor chip SC 2 according to the modification.
  • the semiconductor device SD according to this modification has the same configuration as that of the semiconductor device SD according to the embodiment except for points that a protrusion PTN 1 is formed over the first principal plane SFC 1 of the first semiconductor chip SC 1 and that a depression PTN 2 is formed over the second principal plane SFC 2 of the second semiconductor chip SC 2 .
  • the protrusion PTN 1 is formed with the use of the first multilayer wiring layer MINC 1 of the first semiconductor chip SC 1 or the protective insulation film over it; the depression PTN 2 is formed with the use of the second multilayer wiring layer MINC 2 of the second semiconductor chip SC 2 or the protective insulation film over it.
  • the protrusion PTN 1 is formed by removing a portion located in a circumference of the protrusion PTN 1 over at least one layer of the uppermost layers of the first semiconductor chip SC 1 .
  • the depression PTN 2 is formed by removing a region that will serve as the depression PTN 2 in at least the one layer of the uppermost layers of the first semiconductor chip SC 1 .
  • a planar shape of the depression PTN 2 is the same as a planar shape of the protrusion PTN 1 . Then, in a state where the first semiconductor chip SC 1 and the second semiconductor chip SC 2 are made to overlap each other, the protrusion PTN 1 overlaps the depression PTN 2 . At least an upper part of the protrusion PTN 1 may fit into the depression PTN 2 .
  • the same effect as that of the embodiment can be acquired.
  • precision of relative positions of the first semiconductor chip SC 1 and the second semiconductor chip SC 2 can be raised by overlapping positions of the protrusion PTN 1 and the depression PTN 2 .
  • precision of the relative positions of the first semiconductor chip SC 1 and the second semiconductor chip SC 2 becomes especially high.

Abstract

A semiconductor device has a chip mounting part, a first semiconductor chip, and a second semiconductor chip. The first semiconductor chip is mounted over the chip mounting part in a direction in which its first principal plane faces the chip mounting part. A part of the second semiconductor chip is mounted over the chip mounting part in a direction in which its third principal plane faces the first semiconductor chip. The element mounting part has a notch part. A part of the second semiconductor chip overlaps the notch part. In a region of the third principal plane of the second semiconductor chip that overlaps the notch part, a second electrode pad is provided.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • This application is a continuation of U.S. application Ser. No. 14/487,762 filed Sep. 16, 2014 which is claiming priority from Japanese Patent Application No. 2013-198300 filed on Sep. 25, 2013 including the specification, drawings and abstract is incorporated herein by reference in its entirety.
    • BACKGROUND
  • The present invention relates to a semiconductor device and is a technology applicable, for example, to a semiconductor device in which two semiconductor chips are layered.
  • Among the semiconductor devices, there is a device in which two semiconductor chips of a first semiconductor chip and a second semiconductor chip are layered with element formation planes thereof made to face mutually (for example, Japanese Unexamined Patent Application Publication No. 2011-54800). A technology described in Japanese Unexamined Patent Application Publication No. 2011-54800 is one that makes the first semiconductor chip and the second semiconductor chip transmit and receive a signal therebetween. Specifically, an inductor is formed in each of the first semiconductor chip and the second semiconductor chip, and these inductors are faced mutually. Then, transmission and reception of the signal is performed between the first semiconductor chip and the second semiconductor chip by transmitting and receiving the signal between these inductors.
  • Moreover, Japanese Unexamined Patent Application Publication. No. 2011-54800 describes a semiconductor device in which the first semiconductor chip is mounted over an element mounting part of a lead frame, and further the second semiconductor chip is mounted over this first semiconductor chip. In this semiconductor device, a part of an element formation plane of the second semiconductor chip protrudes from the first semiconductor chip. Then, the second semiconductor chip and a lead terminal are coupled by using a bonding wire.
    • SUMMARY
  • The present inventors have examined a method whereby a first semiconductor chip is mounted over an element mounting part of a lead frame, a second semiconductor chip is mounted over this first semiconductor chip with its element formation plane faced to the first semiconductor chip, and further the second semiconductor chip and a lead terminal are coupled each other with a bonding wire. In this case, when the semiconductor device is miniaturized, as a result of the present inventors' examination, it has been considered that there comes out a possibility that a bonding head for coupling a bonding wire to the second semiconductor chip will interfere with the element mounting part. Other problems and new features will become clear from description and accompanying drawings of this specification.
  • According to one embodiment, the semiconductor device has a chip mounting part, a first semiconductor chip, and a second semiconductor chip. The first semiconductor chip is mounted over the chip mounting part in a direction in which its first principal plane faces the chip mounting part. A part of the second semiconductor chip is mounted over the first semiconductor chip in a direction in which its third principal plane faces the first semiconductor chip. The element mounting part has a notch part. A part of the second semiconductor chip overlaps the notch part. A second electrode pad is provided in a region of the third principal plane of the second semiconductor chip that overlaps the notch part. A first bonding wire couples to a first electrode pad of the first semiconductor chip, and a second bonding wire couples to the second electrode pad.
  • According to the one embodiment, it is possible to suppress a bonding head for coupling the bonding wire to the second semiconductor chip from interfering with the element mounting part.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a plane view showing a configuration of semiconductor device according to an embodiment;
  • FIG. 2 is an A-A′ sectional view of FIG. 1;
  • FIG. 3 is a diagram enlarging a region surrounded by dotted line of FIG. 1;
  • FIG. 4 is a diagram enlarging a region enclosed with a dotted line of FIG. 2;
  • FIG. 5 is a plane view showing one example of a structure of a first semiconductor chip;
  • FIG. 6 is a B-B′ sectional view of FIG. 5;
  • FIG. 7 is a plane view showing one example of a structure of a second semiconductor chip;
  • FIG. 8, is a C-C′ sectional view of FIG. 7;
  • FIG. 9 is a sectional view showing a first example of a shape of a fixed layer;
  • FIG. 10 is a sectional view showing a second example of the shape of the fixed layer;
  • FIG. 11 is a sectional view showing a third example of the shape of the fixed layer;
  • FIGS. 12A and 12B are sectional, views for explaining a method for manufacturing a semiconductor device;
  • FIGS. 13A and 13B are sectional views for explaining the method for manufacturing a semiconductor device;
  • FIGS. 14A, 14B, and 14C are sectional views for explaining a method for manufacturing a semiconductor device;
  • FIGS. 15A, 158, and 15C are sectional views for explaining the method for manufacturing a semiconductor device;
  • FIGS. 16A and 16B are flowcharts showing details of steps shown in FIGS. 13A and 13B;
  • FIGS. 17A and 17B are flowcharts showing details of steps shown in FIGS. 13A and 13B;
  • FIG. 18 is a plane view of a first, semiconductor chip according to a modification; and
  • FIG. 19 is a plane view of a second semiconductor chip according to the modification.
    •  DETAILED DESCRIPTION
  • Hereinafter, embodiments will be explained using drawings. Incidentally, in all the drawings, the same sign is given to the same component and its explanation is omitted suitably.
    • Embodiment
  • FIG. 1 is a plane view showing a configuration of semiconductor device SD according to an embodiment. FIG. 2 is an A-A′ sectional view of FIG. 1. FIG. 3 is a diagram enlarging a region enclosed with a dotted line of FIG. 1. FIG. 4 is a diagram enlarging a region enclosed with a dotted line of FIG. 2. The semiconductor device SD according to the embodiment has a chip mounting part DP, a first semiconductor chip SC1, and a second semiconductor chip SC2. The first semiconductor chip SC1 is mounted over the chip mounting part DP; a part of the second semiconductor chip SC2 is mounted over the first semiconductor chip SC1.
  • In detail, as shown in FIG. 2, the first semiconductor chip SC1 has a first principal plane SFC1 and a second principal plane SFC2. The second principal plane SFC2 is a plane opposite to the first principal plane SFC1. The first semiconductor chip SC1 is mounted over the chip mounting part DP in a direction in which the second principal plane SFC2 faces the chip mounting part DP.
  • Moreover, as shown in FIG. 2, the second semiconductor chip SC2 has a third principal plane SFC3 and a fourth principal plane SFC4. The fourth principal plane SFC4 is a plane opposite to the third principal plane SFC3. Then, the part of the second semiconductor chip SC2 is mounted over the first semiconductor chip SC1 in a direction in which the third principal plane SFC3 faces the first principal plane SFC1.
  • As shown in FIG. 1 and FIG. 3, in plane view, the chip mounting part DP has a notch part CP. A part of the second semiconductor chip SC2 overlaps the notch part CP. Moreover, in a portion of the first principal plane SFC1 of the first semiconductor chip SC1 that does not overlap the second semiconductor chip SC2, first electrode pads PAD11, PAD12 are provided; in a region of the third principal plane SFC3 of the second semiconductor chip SC2 that does not overlap the notch part CP, a second electrode, pad PAD2 is provided. In addition, the semiconductor device SD has a first bonding wire WIR1 and a second bonding wire WIR2. One end of the first bonding wire WIR1 is coupled to the first electrode pad PAD11 (or the first electrode pad PAD12); one end of the second bonding wire WIR2 is coupled to the second electrode pad PAD2. In the following, they will be explained in detail.
  • The first semiconductor chip SC1 is, for example, a semiconductor chip for power control and has a power transistor for power control and a control circuit for controlling this power transistor. Further, the first semiconductor chip SC1 may have a logic circuit. The second semiconductor chip SC2 is, for example, a microcomputer (a microcontroller (MCU: Micro Control. Unit), a microprocessor (MPU: Micro-Processing Unit)), or the like. Then, the first semiconductor chip SC1 is larger in size than the second semiconductor chip SC2. In this case, as shown in this embodiment, a structure of the semiconductor device SD is stabilized by locating the first semiconductor chip SC1 under the second semiconductor chip SC2. However, the first semiconductor chip SC1 may have a size of the same order as that of the second semiconductor chip SC2.
  • Moreover, the second semiconductor chip SC2 is made thicker than the first semiconductor chip SC1. For example, the thickness of the first semiconductor chip SC1 is not less than 100 μm and not more than 300 μm; the thickness of the second semiconductor chip SC2 is not less than 300 μm and not more than 500 μm.
  • In an example shown in FIG. 1 and FIG. 2, the chip mounting part DP is a die pad of a lead frame, and is an approximately polygon, for example, a rectangle. Then, the notch part CP is provided on a side SID1 of the chip mounting part DP. Designating a length of the second semiconductor chip SC2 both in plane view and in a direction perpendicular to the side SID1 as L (refer to FIGS. 1 and 3), a distance e from an end of a portion of the second semiconductor chip SC2 that is located on the first semiconductor chip SC1 to the notch part CP is set to more than or equal to L/2 (refer to FIGS. 1 and 3). In the example shown in FIG. 1, the chip mounting part DP is an approximately rectangle and the side SID1 is a long side of the chip mounting part DP. Then, one end of a support part FS1 (for example, a suspension lead) couples to each of two sides that intersect the side SID1 among three remaining sides of the chip mounting part DP. In the example shown in FIG. 1, the support part FS1 is coupled to almost a center of a short side of the chip mounting part DP.
  • Moreover, a support part FS2 is also coupled to the chip mounting part DP. The support part FS2 is also the suspension lead, and is located between lead terminals of the lead frame. In other words, the support part FS2 is such that a terminal being coupled to neither the first semiconductor chip SC1 nor the second semiconductor chip SC2 among the lead terminals is made to be the suspension lead. For this reason, an end of the support part FS2 that is not coupled to the chip mounting part DP extends to the outside of a sealing resin MDR (to be described later). By the support part FS2 being provided, a position and a direction of the chip mounting part DP are stabilized. Moreover, since the lead terminal is diverted as the support part FS2, it is possible to suppress the lead frame from enlarging as compared with the case of adding newly the suspension lead.
  • In the example shown in FIG. 1, multiple second lead terminals LT2 are provided on a side of the chip mounting part DP that faces the side SID1. Then, in plane view, multiple first lead terminals LT1 are provided on the opposite side of the second lead terminals LT2 across the chip mounting part DP. The other end of the second bonding wire. WIR2 couples to the second lead terminal LT2, and the other end of the first bonding wire WIR1 couples to the first lead terminal LT1. Then, the support part FS2 is provided among the multiple first lead terminals LT1. Specifically, two support parts FS2 are provided. The two support parts FS2 are coupled to two angles that are not linked to the side SID1 among four angles of the chip mounting part DP, respectively. Incidentally, ends of the first lead terminals LT1 that are coupled to the first bonding wires WIR1 face the short side of the chip mounting part DP.
  • Moreover, a plane of the first lead terminal LT1 to which the first bonding wire WIR1 is coupled (in an example shown in FIG. 2, a plane opposite to the first principal plane SFC1 of the first semiconductor chip SC1) and a plane of the second lead terminal LT1 to which the second bonding wire WIR2 is coupled (in the example shown in FIG. 2, a plane opposite to the third principal plane SFC3 of the second semiconductor chip SC2) are opposite mutually. Then, a metal layer ML1 is formed over a plane of a wire coupling side end of the first lead terminal LT1 to which the first bonding wire WIR1 is coupled; a metal layer ML2 is formed over a plane of a wire coupling side end of the second lead terminal LT2 to which the second bonding wire WIR2 is coupled. In other words, a plane of the second lead terminal LT2 over which the metal layer ML2 is formed is opposite to a plane of the first lead terminal LT1 over which the metal layer ML1 is formed. The metal layers ML1, ML2 are formed with a metal that easily join the bonding wire. In the case where the bonding wire is a gold wire, the metal layers ML1, ML2 are formed, for example, of tin silver plating or the like.
  • Incidentally, since the first semiconductor chip SC1 is mounted over the chip mounting part DP, it is desirable that potential of the chip mounting part DP agrees with a substrate potential of the first semiconductor chip SC1. In the case where the first semiconductor chip SC1 is an element for power control, a large difference occurs between the substrate potential of the first semiconductor chip SC1 and a substrate potential of the second semiconductor chip SC2. For this reason, if the chip mounting part DP and the second lead terminals LT2 are brought close to each other, there arises a possibility that it will become impossible to secure insulation between them. In contrast to this, in the example shown in FIG. 1, a distance w2 from the second lead terminal LT2 to the chip mounting part DP is larger than a distance w1 from the first lead terminal LT1 to the chip mounting part DP in plane view. For this reason, it is possible to secure insulation between the chip mounting part DP and the second lead terminal LT2.
  • As shown in FIG. 2, each of the first bonding wire WIR1 and the second bonding wire WIR2 has an inflection point in a thickness direction of the semiconductor device SD.
  • In addition, in plane view, a distance from the first lead terminals LT1 to an inflection point BP1 of the first bonding wire WIR1 is farther than a distance from the first electrode pad PAD11 (or the first electrode pad PAD12) of the first semiconductor chip SC1 to the inflection point BP1. In addition, an angle of the other end of the first bonding wire WIR1 (the end coupled to the first lead terminal LT1) the first lead terminal LT1 is smaller than an angle of the one end of the first bonding wire WIR1 (the end coupled to the first semiconductor chip SC1) to the first semiconductor chip SC1. This is because the one end of the first bonding wire WIR1 is coupled to the first electrode pad PAD11 (or the first electrode pad PAD12), and subsequently, the other end of the first bonding wire WIR1 is coupled to the second lead terminal LT2.
  • In contrast to this, in plane view, a distance from the second lead terminal LT2 to an inflection point BP of the second bonding wire WIR2 is shorter than a distance from the second electrode pad PAD2 of the second semiconductor chip SC2 to the inflection point BP2. In addition, an angle of the other end of the second bonding wire WIR2 (the end coupled to the second lead terminal LT2) to the second lead terminal LT2 is larger than an angle of the one end of the second bonding wire WIR2 (the end coupled to the second semiconductor chip SC2) to the second semiconductor chip SC2. This is because the one end of the second bonding wire WIR2 is coupled to the second electrode pad PAD2 after the other end of the second bonding wire WIR2 was coupled to the second lead terminal LT2.
  • Moreover, the semiconductor device SD has a resin holding part PH. The resin holding part PH is comprised of two adjacent third lead terminals LT3 and one terminal coupling part LC. The terminal coupling part LC mutually couples ends of the third lead terminal LT3 that are located inside the sealing resin MDR. The terminal coupling part LC is formed integrally with the third lead terminal LT3. In the example shown in FIG. 1, although the third lead terminals LT3 are arranged side by side with the second lead terminals LT2, they are not coupled to the bonding wire. Moreover, the bonding wire is also not coupled to the terminal coupling part LC. Then, the resin holding parts PH are provided on both sides of the multiple second lead terminals LT2, respectively, in a direction in which the side SID1 extends (an X-direction in FIG. 1). In other words, the multiple second lead terminals LT2 are provided between the first resin holding part PH and the second resin holding part PH. The resin holding part PH is provided in order to suppress the terminal coupling part LC from coming off from the sealing resin MDR.
  • Incidentally, in the example shown in FIG. 1, the number of the second lead terminals LT2 is fewer than the number of the first lead terminals LT1. For this reason, the resin holding part PH is arranged side by side with the second lead terminals LT2. However, in the case where the number of the first lead terminals LT1 is fewer than the number of the second lead terminals LT2, the resin holding part PH may be arranged side by side with the first lead terminals LT1.
  • The first semiconductor chip SC1 is arranged so as to overlap a center of the chip mounting part DP. In contrast to this, the second semiconductor chip SC2 is smaller than the first semiconductor chip SC1, and for this reason, it is placed approaching toward the side SID1 of the chip mounting part DP. In addition, the part of the second semiconductor chip SC2 protrudes from the first semiconductor chip SC1 in plane view, and this protruded portion overlaps the notch part CP provided in the chip mounting part DP.
  • In the example shown in FIG. 1, a width of the notch part CP is made larger than a width of the second semiconductor chip SC2 in a direction in which the side SID1 extends (the X-direction in FIG. 1). For this reason, in the X-direction of FIG. 1, the whole of the second semiconductor chip SC2 is located inside the notch part CP. However, in the X-direction of FIG. 1, an end of the second semiconductor chip SC2 may overlap the chip mounting part DP.
  • Moreover, in plane view, a taper is formed in an end TP on the opening side of the notch part CP. This taper faces a direction in which the notch part CP is increased in width as the position goes outward. Although an angle α of the end TP to the side SID1 (refer to FIG. 3) is, for example, not less than 135° and not more than 180°, it is not limited to this range.
  • A width of a side SID2 that faces the notch part CP of the first semiconductor chip SC1 is wider than the width of the notch part CP. For this reason, in the direction in which the side SID2 extends, both ends of portions of the first semiconductor chip SC1 that are located near the side SID2 are supported by the chip mounting part DP. Therefore, stability of the first semiconductor chip SC1 improves as compared with the case where a width of the chip mounting part DP in a direction perpendicular to the side SID2 is made small. Incidentally, in plane view, a part of the side SID2 overlaps the notch part CP.
  • The first semiconductor chip SC1 has a semiconductor element and a first multilayer wiring layer MINC1 to be described layer) over the first principal plane SFC1. The first electrode pad PAD11 and the first electrode pad PAD12 are formed over the first multilayer wiring layer MINC1. In the example shown in FIG. 1, the first electrode pads PAD11 are arranged along a fringe of the first semiconductor chip SC1, and the first electrode pads PAD12 are arranged more inside of the first semiconductor chip SC1 than the first electrode pads PAD11 are. For this reason, a distance from the first electrode pad PAD12 to the second semiconductor chip SC2 is shorter than a distance from the first electrode pad PAD11 to the second semiconductor chip SC2. The first electrode pad PAD12 is coupled to a power transistor that the first semiconductor chip SC1 has; the first electrode pad PAD11 is coupled to either one of a control circuit or a logic circuit of this power transistor.
  • The second semiconductor chip SC2 has a semiconductor element and a second multilayer wiring layer MINC2 (to be described later) over the third principal plane SFC3. The second electrode pad PAD2 is formed over the second multilayer wiring layer MINC2.
  • Then, as details are shown in FIG. 4, the first semiconductor chip SC1 is fixed to the chip mounting part DP with the use of a fixed layer FR1. The chip mounting part DP is a conductive paste material, for example, silver paste, for example.
  • Moreover, as details are shown in FIG. 1 and FIG. 4, the second semiconductor chip is fixed over the first semiconductor chip SC1 with the use of a fixed layer FR2 in a direction in which the second multilayer wiring layer MINC2 faces the first multilayer wiring layer MINC1 of the first semiconductor chip SC1. The fixed layer FR2 is formed, for example, with the use of a non conductive film (NCF). Then, as shown in FIG. 3 and FIG. 4, a part of the fixed layer FR2 creeps up a portion of the side face of the second semiconductor chip SC2 that is located over the first semiconductor chip SC1 to form a fillet FR21.
  • Incidentally, the fourth principal plane SFC4 of the second semiconductor chip SC2 is covered with a protective layer PR1. In the example shown in FIG. 4, the protective layer PR1 covers a whole surface of the fourth principal plane SFC4. The protective layer PR1 is, for example, a die attachment film (DAF), and is provided in order to protect the second semiconductor chip SC2 when the second semiconductor chip SC2 is mounted over the first semiconductor chip SC1. Incidentally, the protective layer PR1 may not be provided.
  • Moreover, a first inductor IND1 (to be described later) is formed over the first multilayer wiring layer MINC1 of the first semiconductor chip SC1; the second inductor IND2 is formed over the second multilayer wiring layer MINC2 of the second semiconductor chip SC2. In plane view, the first inductor IND1 and the second inductor IND2 overlap each other, and they are electrically combined mutually (for example, inductive coupling). Then, a signal for power transistor control that the second semiconductor chip SC2 generated is inputted into a circuit for power transistor control of the first semiconductor chip SC1 through the second inductor IND2 and the first inductor IND1.
  • Furthermore, as shown in FIG. 1 and FIG. 2, the semiconductor device SD has the sealing resin MDR. The sealing resin MDR seals the followings: the chip mounting part DP; the first semiconductor chip SC1; the second semiconductor chip SC2; the first bonding wire WIR1; the second bonding wire WIR2; a coupling part of the first lead terminal LT1 with the first bonding wire WIR1; a coupling part of the second lead terminal LT2 with the second bonding wire WIR2; the terminal coupling part LC; a coupling part of the third lead terminal LT3 with the terminal coupling part LC; and a part of the support part FS2. In the example shown in FIG. 2, the back of the chip mounting part DP is located inside the sealing resin MDR. Incidentally, since FIG. 1 and FIG. 2 show one example of the sealing structure of the semiconductor device SD, the sealing structure of the semiconductor device SD is not limited to the example shown in FIG. 1 and FIG. 2.
  • FIG. 5 is a plane view showing one example of a structure of the first semiconductor chip 501. FIG. 6 is a B-B′ sectional view of FIG. 5. As shown in FIG. 5, the first semiconductor Chip SC1 has multiple transistors (in the example shown in this figure, a first transistor TR1 and two second transistors TR2) as elements for power control. The first transistor TR1 is a transistor of a first conductivity type (for example, p-channel type), and the second transistors TR2 are transistors of a second conductivity type (for example, an n-channel type). The first transistor TR1 and the two second transistors TR2 are arranged along a side of the first semiconductor chip SC1 that is an opposite side of the side SID2. Then, the first transistor TR1 is located between the two second transistors TR2. Over the first transistor TR1 and the second transistors TR2, first electrode pads PAD12 that are coupled to the respective transistors are formed, respectively.
  • Moreover, the first semiconductor chip SC1 has at least one first inductor IND1 (in the example shown in this figure, two inductors). The first inductors IND1 are located in region that overlaps the second semiconductor chip SC2 in plane view. As shown in FIG. 6, the first inductors IND1 are formed with the use of the first multilayer wiring layer MINC1. In other words, wiring (not illustrated) or via is formed in the same layer as the first inductor IND1. The first multilayer wiring layer MINC1 is formed over a first substrate SUB1. The first substrate SUB1 is a semiconductor substrate such as a silicon substrate, for example. Incidentally, the first transistor TR1 and the second transistors TR2 are formed over the first substrate SUB1. Moreover, a winding shaft of the first inductor IND1 faces in a direction that intersects the first substrate SUB1 (for example, a perpendicular direction).
  • Incidentally, as shown in FIG. 5 and FIG. 6, a first depression DEP1 is formed in a region of the first semiconductor chip SC1 that overlaps the second semiconductor chip SC2 in plane view. A width of the first depression DEP1 is larger than the width of the second semiconductor chip SC2. For this reason, when the first semiconductor chip SC1 and the second semiconductor chip SC2 are made to overlap each other, the second semiconductor chip SC2 fits into the first depression DEP1. Incidentally, since it is necessary for the part of the second semiconductor chip SC2 to protrude from the side SID2 to the outside of the first semiconductor chip SC1, the first depression. DEP1 is continuous with the side SID2.
  • The first depression DEP1 is formed by not partially forming at least one layer of wiring layers (including a layer over which the first electrode pad PAD11 and the first electrode pad. PAD12 are formed) that is located higher above the layer over which the first inductor IND1 is formed in the first multilayer wiring layer MINC1 that the first semiconductor chip SC1 has. This shortens a distance between the first inductor IND1 and a second inductor IND2 described later, and thereby precision of communication between them can be raised. Incidentally, the first semiconductor chip SC1 may not have the first depression DEP1.
  • FIG. 7 is a plane view showing one example of a structure of the second semiconductor chip SC2. FIG. 8 is a C-C′ sectional view of FIG. 7. The second semiconductor chip SC2 has at least one second inductor IND2 (in the example shown in this figure, two inductors). The number of the second inductors IND2 is the same as the number of the first inductors IND1. When the second semiconductor chip SC2 is arranged over the first semiconductor chip SC1, the second inductor IND2 is formed in a position where it overlaps the first inductor IND1. Thereby, the second semiconductor chip SC2 is enabled to communicate with the second semiconductor chip SC2 through the second inductor IND2 and the first inductor IND1 in a state were the second semiconductor chip SC2 is isolated from the first semiconductor chip SC1.
  • As shown in FIG. 8, the second inductor IND2 is formed with the use of the second multilayer wiring layer MINC2. The second multilayer wiring layer MINC2 is formed over a second substrate SUB2. The second substrate SUB2 is a semiconductor substrate such as a silicon substrate, for example. An element (for example, a MOS transistor) that forms a circuit is formed over the second substrate 2. Moreover, a center axis of the second inductor IND2 faces in a direction that intersects the second substrate SUB2 (for example, a perpendicular direction).
  • Incidentally, as shown in FIG. 7 and FIG. 8, a second depression DEP2 is formed in a region of the second semiconductor chip SC2 that overlaps the first semiconductor chip SC1 in plane view. The second depression DEP2 is continuous with three sides of the second semiconductor chip 2.
  • The second depression DEP2 is formed by not partially forming at least one layer of wiring layers (including a layer over which the second electrode pad PAD2 is formed) that is located higher above the layer over which the second inductor IND2 is formed in the second multilayer wiring layer MINC2 that the second semiconductor chip SC2 has. This shortens a distance between the second inductor IND2 and the first inductor IND1, and thereby the precision of communication between them can be raised. Incidentally, the second semiconductor chip SC2 may not have the second depression DEP2.
  • Moreover, a thickness of the second substrate SUB2 is thicker than that of the first substrate SUB1. Thereby, the second semiconductor chip SC2 is made thicker than the first semiconductor chip SC1. The thickness of the second substrate SUB2 is, for example, not less than 300 μm and not more than 500 μm; a thickness of the first substrate SUB1 is, for example, not less than 100 μm and not more than 300 μm.
  • FIG. 9 is a sectional view showing a first example of a shape of the fixed layer FR2. In the example shown in this figure, the fillet FR21 is made higher than the protective layer PR1 of the second semiconductor chip SC2. Moreover, a part of the fixed layer FR2 protrudes into a side face of the first semiconductor chip SC1 on a side SID2 side, and forms a fillet FR22. Thus, since the fixed layer FR2 also forms the fillet FR22, a fixing strength of the second semiconductor chip SC2 to the first semiconductor chip SC1 becomes large. Thereby, as will be described later, in a step of attaching the second bonding wire WIR2 to the second semiconductor chip SC2, it is possible to suppress the second semiconductor chip SC2 from coming off from the first semiconductor chip SC1. Moreover, by the fillets FR21, FR22 being formed, it is possible to suppress the second semiconductor chip SC2 from bending resulting from a stress.
  • Moreover, it is also possible to suppress a dielectric breakdown from occurring between the second semiconductor chip SC2 and the first semiconductor chip SC1 in detail, starting point of the dielectric breakdown between the second semiconductor chip SC2 and the first semiconductor chip SC1 is a portion of the second semiconductor chip SC2 where its distance to the first semiconductor chip SC1 is short. In this embodiment, a portion of the side face of the second semiconductor chip SC2 that is located over the first semiconductor chip SC1 is covered with the fillet FR21. For this reason, it is possible to suppress the dielectric breakdown from occurring between the first semiconductor chip SC1 and the second semiconductor chip SC2 with the side face of the second semiconductor chip SC2 acting as a starting point.
  • FIG. 10 is a sectional view showing a second example of the shape of the fixed layer FR2. The example shown in this figure is the same as the example shown in FIG. 9 except for point that the fillet FR21 does not reach the protective layer PR1.
  • FIG. 11 is a sectional view showing a third example of the shape of the fixed layer FR2. Although in the example shown in this figure, a part of the fillet FR21 is made higher than the protective layer PR1, it is the same as the example shown in FIG. 9 except for a point that a remaining portion of the fillet FR21 does not reach the protective layer PR1.
  • Each figure of FIG. 12 to FIG. 15 is a sectional view for explaining a method for manufacturing a semiconductor device SD. First, the first semiconductor chip SC1 and the second semiconductor chip SC2 are manufactured. The first semiconductor chip SC1 and the second semiconductor chip SC2 are manufactured as follows, for example.
  • First, an element isolation film is formed over the first substrate SUB1 (or the second substrate SUB2) that is in a wafer state. Thereby, an element formation region is isolated. The element isolation film is formed, for example, by using an STI method, but may be formed by using a LOCOS method. Next, a gate insulating film and a gate electrode are formed over the semiconductor substrate located in the element formation region. The gate insulating film may be a silicon oxide film, or may be a high dielectric constant film (for example, hafnium silicate film) whose permittivity is higher than that of the silicon oxide film. In the case where the gate insulating film is the silicon oxide film, the gate electrode is formed with a polysilicon film. Moreover, in the case where the gate insulating film is the high dielectric constant film, the gate electrode is formed with a laminated film of a metallic film (for example, TiN) and the polysilicon film. Moreover, when the gate electrode is formed with polysilicon, in a step of forming the gate electrode, polysilicon resistance may be formed over the element isolation film.
  • Next, an extension region of a source and a drain is formed over the semiconductor substrate that is located in the element formation region. Next, sidewalls are formed over side walls of the gate electrode. Next, an impurity region that becomes a source and a drain is formed in the semiconductor substrate located in the element formation region. Thus, a MOS transistor is formed over the semiconductor substrate.
  • Moreover, in a manufacturing step of the first semiconductor chip the first transistor TR1 and the second transistors TR2 are formed by using at least a part of the above-mentioned step.
  • Next, the first multilayer wiring layer MINC1 (or the second multilayer wiring layer MINC2) is formed over the element isolation film and the MOS transistor. The first electrode pads PAD11, PAD12 (or the second electrode pad PAD2) are formed over a wiring layer of an uppermost layer. Next, a protective insulation film (a passivation film) is formed over the multilayer wiring layer. An aperture located above the electrode pad is formed in the protective insulation film.
  • After this, the first semiconductor chip SC1 is formed by dicing the wafer that becomes the first semiconductor chips SC1 into individual chips.
  • Moreover, regarding the wafer that becomes the second semiconductor chips SC2, as shown in FIG. 12A, the protective layer PR1 is stuck down on a plane that serves as the fourth principal plane SFC4 of the second semiconductor chip SC2 in the wafer. Moreover, a bump BMP is formed on each of the second electrode pads PAD2. The bump BMP is formed with the use of a metal that easily join the second bonding wire WIR2 such as gold, for example.
  • Next, as shown in FIG. 12B, a wafer that becomes the second semiconductor chips SC2 is diced into individual chips together with the protective layer PR1. Thereby, the second semiconductor chip SC2 is manufactured with the protective layer PR1 provided over it.
  • Incidentally, before dicing the wafer into the first semiconductor chips SC1, the first substrate SUB1 of the first semiconductor chips SC1 is ground to be thinned. Similarly, before providing the protective layer PR1 over the second semiconductor chip SC2, the second substrate SUB2 of the second semiconductor chips SC2 is ground to be thinned, if needed.
  • Next, as shown in FIG. 13A, the fixed layer FR2 is provided over a region of the first principal plane SFC1 of the first semiconductor chip SC1 over which the second semiconductor chip SC2 is mounted. Next, as shown in FIG. 13B, the second semiconductor chip SC2 is mounted over the first semiconductor chip SC1. At this time, the third principal plane SFC3 of the second semiconductor chip SC is made to face the fixed layer FR2. Moreover, the bump BMP of the second semiconductor chip SC2 is made not to be covered with the first semiconductor chip SC1 or the fixed layer FR2 at this time.
  • Next, as shown in FIG. 14A, a laminated body of the first semiconductor chip SC1 and the second semiconductor chip SC2 is mounted over the chip mounting part DP of the lead frame with the use of the fixed layer FR1. At this time, the notch part CP of the chip mounting part. DP and the hump BMP of the second semiconductor chip SC2 are made to overlap each other.
  • Next, as shown in FIG. 14B, the first electrode pads PAD11 and the first electrode pads PAD12 of the first semiconductor chip SC1 are coupled to the first lead terminals LT1 by using the first bonding wires WIR1. At this time, after one end of the first bonding wire WIR1 was fixed to the first electrode pad PAD11 (or the first electrode pad PAD12), the other end of the first bonding wire WIR1 is fixed to the first lead terminal LT1.
  • Then, as shown in FIG. 14C, the lead frame is turned upside down.
  • Next, as shown in FIG. 15A, the second electrode pad PAD2 of the second semiconductor chip SC2 is coupled to the second lead terminal LT2 by using the second bonding wire WIR2. At this time, after the other end of the second bonding wire WIR2 was fixed to the second lead terminal LT2, the one end of the second bonding wire WIR2 is fixed to the bump BMP (namely, the second electrode pad PAD2). Incidentally, in order to perform this step, it is necessary to provide the same notch as the notch part. CP also in a stage for holding the lead frame.
  • In this step, the bump BMP is formed in advance over the second electrode pad PAD2. For this reason, the one end of the second bonding wire WIR2 can be coupled to the second electrode pad PAD2 without pressing the one end of the second bonding wire WIR2 to the second electrode pad PAD2 firmly. Therefore, when the second bonding wire WIR2 is fixed to the second electrode pad PAD2, it is possible to suppress the second semiconductor chip SC2 from coming off from the first semiconductor chip SC1.
  • Moreover, when the other end of the second bonding wire WIR2 is attached to the second lead terminal LT2 after the one end of the second bonding wire WIR2 was attached to the second electrode pad PAD2, during a time when the other end of the second bonding wire WIR2 is attached to they second lead terminal LT2 after the one end of the second bonding wire WIR2 was attached to the second electrode pad PAD2, there arises a possibility that a force is added to the second semiconductor chip SC2 through the second bonding wire WIR2. In this case, there arises a possibility that the second semiconductor chip SC2 will come off from the first semiconductor chip SC1. In this embodiment, since the second bonding wire WIR2 is attached to the second electrode pad PAD2 after it was attached to the second lead terminals LT2, it is possible to suppress such a problem from occurring.
  • Moreover, the second semiconductor chip SC2 is made thicker than the first semiconductor chip SC1. Therefore, when the second bonding wire WIR2 is attached to the second semiconductor chip SC2, it is possible to suppress the second semiconductor chip SC2 from being damaged.
  • Then, as shown in FIG. 155, the lead frame is turned upside down. Thereby, conveyance of the lead frame becomes easy. Next, the sealing resin MDR is formed by using a metallic mold for sealing.
  • Next, as shown in FIG. 15C, portions of the first lead terminal LT1 and the second lead terminal LT2 that are located outside the sealing resin MDR are deformed to be made as terminals.
  • Incidentally, the second semiconductor chip SC2 may be mounted over the first semiconductor chip SC1 after mounting the first semiconductor chip SC1 over the chip mounting part DP.
  • FIG. 16 and FIG. 17 are flowcharts showing details of the step shown in FIGS. 13A and 13B. First, as shown in FIG. 16A, a sheet-like fixed layer FR2 cut into a predetermined shape is held (for example, being adsorbed) by using the assembly apparatus AT. In this state, a cover film CF is provided on a plane of the fixed layer FR2 that is held by the assembly apparatus AT. Next, by using the assembly apparatus AT, the fixed layer FR2 is pressed to a region of the first semiconductor chip SC1 over which the second semiconductor chip SC2 is mounted.
  • Next, as shown in FIG. 16B, the assembly apparatus AT is elevated with the cover film CF adsorbed thereto. Thereby, the cover film CF is removed from the fixed layer FR2.
  • Next, as shown in FIG. 17A, the assembly apparatus AT is made to hold the second semiconductor chip SC2. The assembly apparatus AT adsorbs, for example, the fourth principal plane SFC4 of the second semiconductor chip SC2. Since the fourth principal plane SFC is covered with the protective layer PR1 at this time, no flaw is given to the fourth principal plane SFC4.
  • Next, the second semiconductor chip SC2 is pressed to the fixed layer FR2 using the assembly apparatus AT. Thereby, the second semiconductor chip SC2 is fixed over the first semiconductor chip SC1. Moreover, the fillets FR21, FR22 are formed in the fixed layer FR2 at this time.
  • Then, as shown in FIG. 17B, the second semiconductor chip SC2 is detached from the assembly apparatus AT.
  • Next, an effect of this embodiment will be explained. The notch part CP is formed in the chip mounting part DP in this embodiment. Then, in plane view, the second electrode pad PAD2 of the second semiconductor chip SC2 overlaps the notch part CP. Therefore, when attaching the one end of the second bonding wire WIR2 to the second electrode pad PAD2, it is possible to suppress a bonding tool and the chip mounting part DP from interfering each other.
  • Moreover, second bonding wires WIR21 located at ends among multiple second bonding wires WIR2 (for example, the second bonding wire WIR2 located at a right end and the second bonding wire WIR2 located at a left end in FIG. 3) extend aslant to the side SID1 of the chip mounting part DP. For this reason, there arises a possibility that the second bonding wire WIR21 or the bonding tool for attaching this wire will contact with the end TP of the notch part CP. In contrast to this, in this embodiment, a taper is provided at the end TP of the notch part CP. Therefore, it is possible to suppress the second bonding wire WIR21 or the bonding tool for attaching this wire from contacting with the end TP of the notch part CP.
    • Modification
  • FIG. 18 is a plane view of a first semiconductor chip SC1 according to a modification, and FIG. 19 is a plane view of a second semiconductor chip SC2 according to the modification. The semiconductor device SD according to this modification has the same configuration as that of the semiconductor device SD according to the embodiment except for points that a protrusion PTN1 is formed over the first principal plane SFC1 of the first semiconductor chip SC1 and that a depression PTN2 is formed over the second principal plane SFC2 of the second semiconductor chip SC2.
  • The protrusion PTN1 is formed with the use of the first multilayer wiring layer MINC1 of the first semiconductor chip SC1 or the protective insulation film over it; the depression PTN2 is formed with the use of the second multilayer wiring layer MINC2 of the second semiconductor chip SC2 or the protective insulation film over it. Specifically, the protrusion PTN1 is formed by removing a portion located in a circumference of the protrusion PTN1 over at least one layer of the uppermost layers of the first semiconductor chip SC1. Moreover, the depression PTN2 is formed by removing a region that will serve as the depression PTN2 in at least the one layer of the uppermost layers of the first semiconductor chip SC1.
  • A planar shape of the depression PTN2 is the same as a planar shape of the protrusion PTN1. Then, in a state where the first semiconductor chip SC1 and the second semiconductor chip SC2 are made to overlap each other, the protrusion PTN1 overlaps the depression PTN2. At least an upper part of the protrusion PTN1 may fit into the depression PTN2.
  • Also with this modification, the same effect as that of the embodiment can be acquired. Moreover, precision of relative positions of the first semiconductor chip SC1 and the second semiconductor chip SC2 can be raised by overlapping positions of the protrusion PTN1 and the depression PTN2. By this, it is possible to suppress communication error from occurring between the first inductor IND1 and the second inductor IND2. Especially, in the case where at least the upper part of the protrusion PTN1 is made to fit into the depression PTN2, precision of the relative positions of the first semiconductor chip SC1 and the second semiconductor chip SC2 becomes especially high.
  • Incidentally, even in the case where the depression is formed in the first principal plane SFC1 of the first semiconductor chip SC1 and the protrusion is formed in the third principal plane SFC3 of the second semiconductor chip SC2, the same effect as that of this modification can be acquired.
  • In the foregoing, although the invention made by the present inventors was concretely explained based on the embodiments, it goes without saying that the present invention is not limited to the embodiments, and can be modified variously in a range that does not deviate from its gist.

Claims (13)

What is claimed is:
1. A semiconductor device, comprising:
a chip mounting part;
a first semiconductor chip that has a first principal plane and a second principal plane being an opposite side plane to the first principal plane and is mounted over the chip mounting part in a direction in which the second principal plane faces the chip mounting part; and
a second semiconductor chip that has a third principal plane and a fourth principal plane being an opposite side plane to the third principal plane and a part of which is mounted over the first semiconductor chip in a direction in which the third principal plane faces the first principal plane,
wherein in plane view, the chip mounting part has a notch part and a part of the second semiconductor chip overlaps the notch part, and further
wherein the semiconductor device comprises:
an electrode pad located in a region of the third principal plane of the second semiconductor chip that overlaps the notch part; and
a bonding wire whose one end couples to the electrode pad.
2. The semiconductor device according to claim 1, comprising;
a first inductor formed over the first principal plane of the first semiconductor chip; and
a second inductor formed over the third principal plane of the second semiconductor chip,
wherein in plane view, the first inductor and the second inductor overlap each other.
3. The semiconductor device according to claim 1,
wherein a width of a side of the first semiconductor chip that faces the notch part is wider than a width of the notch part, and
wherein in plane view, a part of the first semiconductor chip overlaps the notch part.
4. The semiconductor device according to claim 1,
wherein in plane view, a taper is formed in an end on an opening side of the notch part.
5. The semiconductor device according to claim 1, comprising:
a first lead terminal to which the other end of the bonding wire couples;
two second lead terminals arranged side by side with the first lead terminal;
a terminal coupling part that couples mutually ends on the chip mounting part side of the two second lead terminals; and
a sealing resin that seals the followings: the chip mounting part; the first semiconductor chip; the second semiconductor chip; the bonding wire; a portion of the first lead terminal to which at least the bonding wire couples; a portion of the two second terminals to which at least the terminal coupling part couples; and the terminal coupling part.
6. The semiconductor device according to claim 5, comprising:
a plurality of sets each comprised of the two second lead terminals and the terminal coupling part; and
having a plurality of the first lead terminals between the first set and the second set.
7. The semiconductor device according to claim 5,
wherein an angle of the other end of the bonding wire to the first lead terminal is larger than an angle of the one end of the bonding wire to the second semiconductor chip.
8. The semiconductor device according to claim 1,
wherein the second semiconductor chip is thicker than the first semiconductor chip.
9. The semiconductor device according to claim 1, comprising:
a protective layer provided over the fourth principal plane of the second semiconductor chip.
10. The semiconductor device according to claim 1, comprising:
a power controller element formed over the first semiconductor chip.
11. The semiconductor device according to claim 1, comprising:
a fixed layer located between the third principal plane of the second semiconductor chip and the first principal plane of the first semiconductor chip,
wherein one part of the fixed layer is located over a side face of the second semiconductor chip and the other part of the fixed layer is located over a region of a side face of the first semiconductor chip that overlaps the second semiconductor chip.
12. The semiconductor device according to claim 1, comprising:
a protrusion formed in either one of the first principal plane of the first semiconductor chip and the third principal plane of the second semiconductor chip; and
an another notch part formed in the other of the first principal plane of the first semiconductor chip and the third principal plane of the second semiconductor chip,
wherein in plane view, an outer shape of the protrusion and an outer shape of the other notch part have the same shape and the protrusion and the other notch part overlap each other.
13. The semiconductor device according to claim 1, wherein the notch is formed at a peripheral edge of the chip mounting part.
US14/982,155 2013-09-25 2015-12-29 Semiconductor device Abandoned US20160111357A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US14/982,155 US20160111357A1 (en) 2013-09-25 2015-12-29 Semiconductor device

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2013198300A JP6110769B2 (en) 2013-09-25 2013-09-25 Semiconductor device
JP2013-198300 2013-09-25
US14/487,762 US9257400B2 (en) 2013-09-25 2014-09-16 Semiconductor device
US14/982,155 US20160111357A1 (en) 2013-09-25 2015-12-29 Semiconductor device

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US14/487,762 Continuation US9257400B2 (en) 2013-09-25 2014-09-16 Semiconductor device

Publications (1)

Publication Number Publication Date
US20160111357A1 true US20160111357A1 (en) 2016-04-21

Family

ID=52690244

Family Applications (2)

Application Number Title Priority Date Filing Date
US14/487,762 Active US9257400B2 (en) 2013-09-25 2014-09-16 Semiconductor device
US14/982,155 Abandoned US20160111357A1 (en) 2013-09-25 2015-12-29 Semiconductor device

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US14/487,762 Active US9257400B2 (en) 2013-09-25 2014-09-16 Semiconductor device

Country Status (4)

Country Link
US (2) US9257400B2 (en)
JP (1) JP6110769B2 (en)
CN (1) CN104465592B (en)
HK (1) HK1207743A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11393774B2 (en) * 2019-08-21 2022-07-19 Stmicroelectronics, Inc. Semiconductor device having cavities at an interface of an encapsulant and a die pad or leads

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2017037911A (en) * 2015-08-07 2017-02-16 ルネサスエレクトロニクス株式会社 Semiconductor device and manufacturing method of the same
JP2017112327A (en) * 2015-12-18 2017-06-22 ルネサスエレクトロニクス株式会社 Semiconductor device

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6476474B1 (en) * 2000-10-10 2002-11-05 Siliconware Precision Industries Co., Ltd. Dual-die package structure and method for fabricating the same
US20050110127A1 (en) * 2003-11-20 2005-05-26 Renesas Technology Corp. Semiconductor device
US20090286354A1 (en) * 2004-07-28 2009-11-19 Renesas Technology Corp. Semiconductor chip having gettering layer, and method for manufacturing the same
US20130127033A1 (en) * 2009-09-02 2013-05-23 Renesas Electronics Corporation Semiconductor device
US20140239472A1 (en) * 2013-02-28 2014-08-28 Frank Tim Jones Dual-flag stacked die package

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08130284A (en) * 1994-10-31 1996-05-21 Fuji Electric Co Ltd Semiconductor device
JP2000156464A (en) * 1998-11-20 2000-06-06 Hitachi Ltd Manufacture of semiconductor device
JP3670625B2 (en) * 2001-06-13 2005-07-13 松下電器産業株式会社 Semiconductor device and manufacturing method thereof
JP2004296613A (en) * 2003-03-26 2004-10-21 Renesas Technology Corp Semiconductor device
JP2007165459A (en) * 2005-12-12 2007-06-28 Mitsubishi Electric Corp Multi-chip module
JP2008091627A (en) * 2006-10-02 2008-04-17 Toshiba Corp Semiconductor integrated chip, and semiconductor device
JP5667381B2 (en) * 2010-06-01 2015-02-12 ピーエスフォー ルクスコ エスエイアールエルＰＳ４ Ｌｕｘｃｏ Ｓ．ａ．ｒ．ｌ． Semiconductor device and manufacturing method thereof
KR20140011687A (en) * 2012-07-18 2014-01-29 삼성전자주식회사 Semiconductor package and method for fabricating the same

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6476474B1 (en) * 2000-10-10 2002-11-05 Siliconware Precision Industries Co., Ltd. Dual-die package structure and method for fabricating the same
US20050110127A1 (en) * 2003-11-20 2005-05-26 Renesas Technology Corp. Semiconductor device
US20090286354A1 (en) * 2004-07-28 2009-11-19 Renesas Technology Corp. Semiconductor chip having gettering layer, and method for manufacturing the same
US20130127033A1 (en) * 2009-09-02 2013-05-23 Renesas Electronics Corporation Semiconductor device
US20140239472A1 (en) * 2013-02-28 2014-08-28 Frank Tim Jones Dual-flag stacked die package

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11393774B2 (en) * 2019-08-21 2022-07-19 Stmicroelectronics, Inc. Semiconductor device having cavities at an interface of an encapsulant and a die pad or leads
US11862579B2 (en) 2019-08-21 2024-01-02 Stmicroelectronics, Inc. Semiconductor device having cavities at an interface of an encapsulant and a die pad or leads

Also Published As

Publication number Publication date
US9257400B2 (en) 2016-02-09
JP2015065296A (en) 2015-04-09
CN104465592A (en) 2015-03-25
US20150084209A1 (en) 2015-03-26
CN104465592B (en) 2018-10-19
JP6110769B2 (en) 2017-04-05
HK1207743A1 (en) 2016-02-05

Similar Documents

Publication Publication Date Title
US9466591B2 (en) Semiconductor device
US7179686B2 (en) Manufacturing method of semiconductor device
US7834418B2 (en) Semiconductor device
US10903129B2 (en) Electronic device
US20160111357A1 (en) Semiconductor device
JP2017112327A (en) Semiconductor device
US9048111B2 (en) Semiconductor device
US9412711B2 (en) Electronic device
JP6503264B2 (en) Semiconductor device
EP3882960A1 (en) Semiconductor device and method for manufacturing same
TW201918135A (en) Folding magnetic coupling package structure, leadframe component thereof and method for manufacturing the same
JP7393312B2 (en) Semiconductor device and its manufacturing method
WO2024043105A1 (en) Transformer chip and signal transmission device
CN111316428B (en) Semiconductor device and method for manufacturing semiconductor device
WO2023171391A1 (en) Insulated chip and signal transmitting device
WO2022070749A1 (en) Semiconductor device and semiconductor module
CN104425423B (en) Semiconductor device with a plurality of transistors
JPS63136637A (en) Semiconductor device
JP2020123636A (en) Semiconductor module and semiconductor package, and method of manufacturing those
JP2020087998A (en) Lead frame, semiconductor device and manufacturing method of semiconductor device
JP2008147506A (en) Semiconductor device, and manufacturing method thereof

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION