US20160111322A1 - Finfet semiconductor device having local buried oxide - Google Patents
Finfet semiconductor device having local buried oxide Download PDFInfo
- Publication number
- US20160111322A1 US20160111322A1 US14/974,772 US201514974772A US2016111322A1 US 20160111322 A1 US20160111322 A1 US 20160111322A1 US 201514974772 A US201514974772 A US 201514974772A US 2016111322 A1 US2016111322 A1 US 2016111322A1
- Authority
- US
- United States
- Prior art keywords
- gate
- fin
- buried oxide
- oxide region
- channel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 30
- 239000000758 substrate Substances 0.000 claims abstract description 38
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 16
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 16
- 239000010703 silicon Substances 0.000 claims abstract description 16
- 238000000034 method Methods 0.000 claims description 50
- 239000007943 implant Substances 0.000 claims description 22
- 229910052760 oxygen Inorganic materials 0.000 claims description 20
- 239000001301 oxygen Substances 0.000 claims description 20
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 16
- 230000015572 biosynthetic process Effects 0.000 claims description 15
- 230000008569 process Effects 0.000 claims description 15
- 238000004519 manufacturing process Methods 0.000 claims description 8
- 229910052799 carbon Inorganic materials 0.000 claims description 7
- 229910052731 fluorine Inorganic materials 0.000 claims description 7
- 238000005468 ion implantation Methods 0.000 claims description 7
- 229910052757 nitrogen Inorganic materials 0.000 claims description 7
- 230000000694 effects Effects 0.000 claims description 4
- 230000001939 inductive effect Effects 0.000 claims description 4
- 239000010410 layer Substances 0.000 description 42
- 238000002513 implantation Methods 0.000 description 24
- 150000004767 nitrides Chemical class 0.000 description 19
- 238000009413 insulation Methods 0.000 description 13
- 238000000137 annealing Methods 0.000 description 12
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 8
- 229910052581 Si3N4 Inorganic materials 0.000 description 7
- 238000000151 deposition Methods 0.000 description 7
- 229920005591 polysilicon Polymers 0.000 description 7
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 7
- 230000005669 field effect Effects 0.000 description 6
- 125000001475 halogen functional group Chemical group 0.000 description 6
- 230000008021 deposition Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 5
- 239000000463 material Substances 0.000 description 5
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 239000000654 additive Substances 0.000 description 4
- 230000008901 benefit Effects 0.000 description 4
- 239000002019 doping agent Substances 0.000 description 4
- 239000012212 insulator Substances 0.000 description 4
- -1 oxygen ions Chemical class 0.000 description 4
- 238000000059 patterning Methods 0.000 description 4
- 230000007547 defect Effects 0.000 description 3
- 238000002955 isolation Methods 0.000 description 3
- 229910052751 metal Inorganic materials 0.000 description 3
- 239000002184 metal Substances 0.000 description 3
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 2
- PXGOKWXKJXAPGV-UHFFFAOYSA-N Fluorine Chemical compound FF PXGOKWXKJXAPGV-UHFFFAOYSA-N 0.000 description 2
- 229910004166 TaN Inorganic materials 0.000 description 2
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 2
- 239000002253 acid Substances 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- 229910052681 coesite Inorganic materials 0.000 description 2
- 229910052906 cristobalite Inorganic materials 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 239000011737 fluorine Substances 0.000 description 2
- 238000001459 lithography Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910052698 phosphorus Inorganic materials 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 238000001020 plasma etching Methods 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 125000006850 spacer group Chemical group 0.000 description 2
- 229910052682 stishovite Inorganic materials 0.000 description 2
- 229910052905 tridymite Inorganic materials 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- BPQQTUXANYXVAA-UHFFFAOYSA-N Orthosilicate Chemical compound [O-][Si]([O-])([O-])[O-] BPQQTUXANYXVAA-UHFFFAOYSA-N 0.000 description 1
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- 229910010038 TiAl Inorganic materials 0.000 description 1
- 229910010041 TiAlC Inorganic materials 0.000 description 1
- 229910034327 TiC Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 239000007772 electrode material Substances 0.000 description 1
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 1
- 230000002401 inhibitory effect Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 235000011007 phosphoric acid Nutrition 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 238000002076 thermal analysis method Methods 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76243—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using silicon implanted buried insulating layers, e.g. oxide layers, i.e. SIMOX techniques
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/22—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
- H01L21/225—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a solid phase, e.g. a doped oxide layer
- H01L21/2251—Diffusion into or out of group IV semiconductors
- H01L21/2252—Diffusion into or out of group IV semiconductors using predeposition of impurities into the semiconductor surface, e.g. from a gaseous phase
- H01L21/2253—Diffusion into or out of group IV semiconductors using predeposition of impurities into the semiconductor surface, e.g. from a gaseous phase by ion implantation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7849—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being provided under the channel
Definitions
- ESOI Extremely thin Silicon-On-Insulator
- MOSFETs planar Metal Oxide Silicon Field Effect Transistors
- Such structures provide fully depleted devices having planar architectures with superior short channel control, low junction leakage current, and an un-doped body with low variability from random dopant fluctuations.
- Thin body semiconductor devices have limitations, however, in that they are not well adapted for stress inducement in the channel (or body) for carrier mobility enhancement. Also, source/drain resistance tends to be too high due to thin Silicon (Si) layer (i.e., small amount of Si materials) for many applications.
- the structure of raised sources and drains can be formed using Si epitaxial growth.
- the added stress in a channel of a MOSFET on ETSOI by using such methods can still be minimal and the source and drain resistance is still too high for many applications which typically employ MOSFETs formed on a bulk Si substrate.
- non-planar FETs incorporate various vertical transistor structures.
- One such semiconductor structure is the “FinFET”, which takes its name from the multiple semiconductor “fins” that are used to form the respective gate channel with small footprint.
- the fin structure helps to control current leakage through the transistor in the off state, and a double gate or tri-gate structure may be employed to control short channel effects.
- a FinFET semiconductor device having a fin extending from a bulk silicon substrate, wherein there is formed wrapped around a portion of the fin a gate, and wherein proximate a channel area of the fin aligned to the gate there is formed a local buried oxide region aligned to the gate.
- the local buried oxide region is formed below a channel area of the fin.
- FIG. 1 is a top view of a FinFET semiconductor device having a local buried oxide region.
- FIG. 2 is a perspective view of a FinFET semiconductor device having a local buried oxide region.
- FIG. 3 is a perspective view of a FinFET semiconductor device having a local buried oxide region in another embodiment.
- FIG. 4 is a flow diagram illustrating a method including forming a local buried oxide region in a FinFET semiconductor device.
- FIGS. 5-12 are fin widthwise cross sectional side view schematic diagrams illustrating fabrication of a FinFET semiconductor device having a local buried oxide region.
- FIGS. 13 and 14 are fin lengthwise cross sectional side view schematic diagrams illustrating a semiconductor device.
- FIG. 15 is a fin lengthwise schematic diagram illustrating a semiconductor device having a plurality of FinFETs.
- a fin field effect transistor (FinFET) semiconductor device 100 having a fin 202 extending from a bulk silicon substrate 102 , wherein there is formed wrapped around a portion of the fin 202 a gate 101 , and wherein proximate a channel area 103 of the fin aligned to the gate 101 there is formed a local buried oxide region 104 . Between substrate 102 and gate 101 there can be disposed oxide 204 (oxide layer 204 ). Oxide 204 can be disposed in surrounding relation to a lower elevation portion of fin 202 . Shown as having a single fin in the embodiment of FIGS. 1 and 2 , semiconductor device 100 can have more than one fin. In one embodiment, semiconductor device 100 can be provided by bulk wafer defining a plurality of field effect transistors. In one embodiment, semiconductor device 100 can be provided by an integrated circuit (IC) defining a plurality of field effect transistors.
- IC integrated circuit
- FIGS. 1 and 2 show a top plan view and isometric view, respectively, of a FinFET semiconductor device 100 fabricated on Si substrate 102 . Though only one fin is illustrated in FIG. 1 for simplicity, there can be multiple fins 202 fabricated in parallel with fin 202 . Fin 202 can extend upwardly from substrate 102 . Each fin 202 of a semiconductor device 100 can be elongated and can include a rectangular cross section as depicted in the views of FIGS. 2-12 herein. In the embodiment illustrated, FinFET semiconductor device 100 includes a gate 101 which can be wrapped around the top and sides of a fin 202 . A source 105 is defined at one end of fin 202 , and a drain 107 is defined at the other end of fin 202 .
- Source 105 and drain 107 can be defined on fin 202 and doped by performing appropriate implantation processes. Appropriate implantation processes can include e.g., implantation of dopants (n-type or p-type) for n-type and p-type source and drain of FinFETs.
- a channel 103 can be defined by fin 202 intermediate source 105 and drain 107 at a region of fin 202 covered by gate 101 and aligned to gate 101 .
- Channel 103 can be defined in the fin 202 above local buried oxide region 104 , the channel 103 having a first end and a second end, a source 105 defined at the first end of the channel 103 and a drain 105 defined at the second end of the channel 103 .
- channel 103 can be delimited by a local buried oxide region 104 below the top surface of fin 202 by a distance in one embodiment of between about 20 nm and 40 nm (this distance being the height of the fin portion that extends above local buried oxide region 104 being referred to as the active fin height). Therefore, in one embodiment, current can only flow through the portion of the channel of fin 202 above local buried oxide region 104 .
- Gate 101 in one embodiment can have a gate stack having multiple layers.
- the multiple layers can include one or more metal layers and one or more dielectric layers.
- the one or more metal layers can have, e.g., one or more layers of titanium nitride (TiN), TiAlC, TaN, aluminum (Al), or tungsten (W).
- the one or more dielectric layers can have, e.g., one or more of Si-oxide, Si-nitride, or high-k material (e.g., Hf-oxide). Because gate 101 can have have multiple layers, gate 101 can be referred to a gate stack.
- a semiconductor device 100 can include a local buried oxide region 104 aligned with a gate 101 .
- a channel 103 can be defined that is aligned with gate 101 and which can be above local buried oxide region 104 .
- Local buried oxide region 104 can be referred to as “BOX”.
- Local buried oxide region 104 can be formed in one or more of bulk Si substrate 102 and fin 202 by implantation of oxygen into fin 202 followed by annealing. In the embodiments depicted in FIGS. 1-15 herein, local buried oxide region 104 is formed in fin 202 to define a channel 103 above local buried oxide region 104 and an area of fin 202 below local buried oxide region 104 .
- BOX 104 can be aligned to gate 101 and can have a length less than a length of gate 101 as depicted in FIGS. 1 and 2 . BOX 104 can be adapted so that BOX 104 blocks a leakage current path between source 105 and drain 107 .
- FIG. 3 there is shown a perspective view of an alternative embodiment of device 100 .
- the “active” channel 103 is above the local buried oxide region 104 .
- the area of fin 202 below the local buried oxide region 104 can provide mechanical stability to the substrate.
- the location of local buried oxide region 104 can be adjusted toward the surface of Si substrate 102 , or even half way (e.g., as depicted in the embodiment illustrated in FIG. 15 ) or mostly submerged into the Si-substrate, so that the active fin channel height is larger to define a stronger FinFET device 100 .
- FIGS. 5-12 illustrate cross-sectional views of a fin 202 perpendicular to the fin direction (widthwise) and parallel and through the gate 101 .
- FIGS. 13-14 are cross-sectional views co-extensive with the fin direction (lengthwise) through gate 101 . In the views of FIGS. 5-12 , two fins are illustrated.
- SiN layer deposition there can be performed SiN layer deposition.
- a bulk substrate 102 having fins 202 and oxide 204 (oxide layer 204 ).
- the providing can include providing a substrate 102 , forming fins 202 and filling oxide 204 between fin 202 and depositing thereon an insulation layer 206 .
- Performance of insulation layer deposition at block 402 can be accompanied by chemical-mechanical planarization (CMP) to provide a flat surface to improve efficiently and accuracy of ensuing gate pattern lithography processes.
- CMP chemical-mechanical planarization
- the insulation layer 206 can be e.g., a silicon nitride (SiN) layer as depicted in FIG. 6 .
- Insulation layer 206 which can be provided by SiN, can serve as a hard mask.
- the providing at block 402 can alternatively include providing a Si substrate having fins 202 and filled oxide 204 and depositing thereon insulation layer 206 in other form, e.g., a Si-oxide layer or a combination of Si-nitride and Si-oxide layers.
- the thickness of the insulation layer 206 can be in the range of about 10 nm to about 100 nm.
- the providing at block 402 can also include shallow trench isolation (STI) and formation. As indicated in FIG.
- STI shallow trench isolation
- shallow trench isolation (STI) oxide 115 can be formed at block 402 .
- STI oxide can be deposited into shallow trenches of Si substrate 102 to isolate sets of devices of semiconductor device 100 .
- the shallow trenches that are filled with STI oxide in the views of FIGS. 4-12 are shown as having a depth greater than a depth of oxide 204 deposited adjacent to fins 202 .
- shallow trenches filled with STI oxide 115 can have a depth less than a depth of oxide 204 deposited adjacent to fins 202 .
- shallow trenches filled with STI oxide can have a depth equal to a depth of oxide 204 deposited adjacent to fins 202 .
- the depth of oxide 204 can be regarded as the depth of oxide 204 after recessing of oxide 204 at block 422 to be described herein.
- the providing of STI and formation at block 404 can also include providing shallow trench isolation (forming a trench with STI oxide 115 ) between fins 202 depicted in FIGS. 5-12 .
- a depth of such intermediate trenches can be less than, greater than, or equal to a depth of trenches (filled with STI oxide 115 ) depicted in FIGS. 5-12 .
- gate patterning lithography followed by gate reactive ion etching (ME) to open the gate area 101 a.
- ME gate reactive ion etching
- gate patterning for providing an opening in insulation layer 206 (to allow for oxygen ion implantation in subsequent step).
- Gate area 101 a as depicted in FIG. 7 can be uncovered by photoresist.
- the gate patterning can include providing a mask, the mask having a two dimensional area pattern that defines a gate area of device 100 .
- Removal of the mask provided by insulation layer 206 can include, e.g., RIE or wet etching.
- hot H3PO4 acid can be used to remove nitride 206 without damaging the Si fins 202 and filled oxide 204 .
- FIG. 9 there can be performed oxygen ion implantation into the exposed gate area 101 a.
- a local buried oxide region 104 FIG. 9
- Forming of a local buried oxide region 104 can be performed by using ion implantation of oxygen (O + ) through an exposed surface 202 s of fin 202 into an area within fin 202 and followed by thermal annealing.
- O + ion implantation of oxygen
- a local buried oxide region 104 can be regarded as being “self aligned” to gate 101 .
- Local buried oxide region 104 can be aligned to a gate 101 .
- Local buried oxide region 104 can have a length in common with a length of gate 101 .
- local buried oxide region 104 can have a width in common with width of gate 101 .
- local buried oxide region 104 can have one or more a length and width less than a length and width, respectively, of gate 101 .
- the implantation of oxygen ions can be accompanied by implantation of one or more of nitrogen (N), carbon (C) and fluorine (F).
- the energy and dose of implantation of one or more of oxygen ions, N, C, and F is designed to form a local buried oxide region 104 (BOX) deep enough underneath the a surface of fin 202 , so that dopant diffusion is reduced and stress at local buried oxide region 104 and surrounding areas of fin 202 is reduced.
- the implant energy of O is in the range of from about 10 KeV to about 100 KeV. In one embodiment, the implant energy of O is in the range from about 200 KeV to about 1 MeV.
- the local buried oxide region 104 (shown as formed in FIG.
- the ion implantation can include implantation of oxygen (with dose in the range of 10 15 to 10 17 cm ⁇ 2 ) and followed by implantation sequentially of nitrogen (N), carbon (C), or fluorine (F) with smaller dose (in the range of from about 1.0% to about 3.0% of the main O dose).
- mask 206 defines both an area of implantation of oxygen ions, and in a manner set forth herein, a gate area 101 a, an area of gate electrode material. With use of mask 206 a formed local buried oxide region 104 can be self aligned to a gate area 101 a and accordingly can be self aligned to a formed gate 101 when gate 101 is formed. When local buried oxide region 104 is formed a channel area 103 a can be formed on fin 202 above local buried oxide region 104 .
- SIMOX Separation by Implantation of Oxygen
- oxygen implant is performed in a localized area through a patterned mask 206 and with a lower dosage and no elevated temperature during implantation and also lower annealing temperature after implantation than in the case of a SIMOX for SOI substrate fabrication.
- the oxygen implantation for the formation of local buried oxide region 104 is at a dosage of about 10 16 to 10 17 ions/cm 2 , which is about 1% to about 10% of the known blank implant of oxygen at elevated temperature in the SIMOX technology method for forming SOI substrate.
- the implant energy of O can be ⁇ 120 KeV (to achieve the formation of BOX 20-40 nm below the active fin).
- the post implant annealing temperature in this disclosure is in a range of from about 800° C. to about 1100° C. which is significantly lower than that for the referred to SIMOX process.
- High temperature annealing at block 416 can be performed subsequent to implantation of oxygen at block 412 .
- the high temperature annealing can be performed e.g., at from about 800 deg. C to about 1100 deg. C. in inert ambient to form a local buried oxide region 104 (BOX) and heal the damage in the silicon channel from the implantation at block 412 .
- post implantation annealing temperatures seen in SIMOX for SOI substrate fabrication processes are in the range of >1200C.
- the implant of additives (N, C, F) with oxygen ions helps to suppress the generation of defects during post implant thermal annealing and also lower than the annealing temperature significantly.
- the implantation of the noted additives (N, C, F) also provides smooth stress transition between the local buried oxide region 104 and surrounding Si channel area 103 a ( FIG. 11 ) of fin 202 .
- a post implant annealing temperature lower than that in SIMOX for SOI substrate fabrication can result in a robust “defect free” and minimum stress around the Si channel area 103 a ( FIG. 1 ).
- inclusion of one or more of the noted additives N, C, and F can suppress dopants of B, P, diffusion into the local buried oxide region 104 from an adjacent channel area 103 a, so that there is provided reduced fluctuations of device parameters.
- oxide 204 can be recessed deep enough to the level of BOX 104 (e.g., to the middle of BOX level, or at least 10 nm below the top of BOX). In one embodiment, oxide 204 can be recessed to a certain level, the certain level within a range from the top of BOX 104 to a bottom of BOX 104 .
- a thin oxide (e.g., SiO 2 ) layer 1103 i.e., an interfacial layer
- the oxide layer 1103 can be used as the gate dielectric in a gate first process or oxide layer 1103 can be used as a dummy gate dielectric in a gate last process.
- a gate dielectric of gate 101 can be a multiple layer of thin Si-oxide, Si-oxynitride, and high-k (HfO2) materials to achieve high quality and thin effective thickness and low leakage.
- polysilicon deposition can be performed on an entire wafer.
- a thickness of the polysilicon layer 2101 can be thick enough so that a gate area 101 a is fully filled with polysilicon.
- CMP chemical-mechanical planarization
- the polysilicon gate height can be controlled by a thickness of insulation layer 206 , and the gate height can be above the top of fin 202 by between about 20 nm and about 40 nm. Planarization can improve efficiency and accuracy of ensuing processing.
- FIG. 13 is a fin lengthwise cross sectional side view of the semiconductor device 100 depicted in the fin widthwise cross sectional views of FIGS. 5-12 .
- the removal can be performed using hot phosphorus acid which is selective to silicon and oxide.
- only insulation layer 206 is removed.
- the non-channel portion of fins 202 are exposed for further process steps to form components, e.g., spacers, source/drain, contacts to complete the FinFET (as a poly-gate process) in accordance with a gate first process.
- polysilicon layer 2101 can define a gate electrode 101 e ( FIG. 14 ).
- a gate last process there can be performed completion of a FinFET device 100 by a gate last process (with the poly gate stack to be removed later in process steps).
- a gate last process a poly-Si layer 2101 can be used as a temporary gate stack to form an offset spacer, followed by optional Halo implantation and extension implantations.
- Rapid Thermal Analysis (RTA) can be performed and is optional depending on a specific integration scheme used.
- Source and drain formation can be the same as that in bulk flow with eSiGe (for PFET stress booster), SMT or SiC (for NFET stress booster).
- ILD Interlayer Dielectric
- MOL Middle of Line
- FIGS. 1-3 and FIGS. 14-16 Further aspects of a FinFET semiconductor device having a local buried oxide region 104 are now described with reference to FIGS. 1-3 and FIGS. 14-16 . It is seen with reference to FIGS. 1-3 and FIGS. 14-16 that local buried oxide region 104 can be formed only under the gate 101 and a well controlled channel 103 but not under a source and drain 105 and 107 . Such local buried oxide region 104 underneath a defined channel 103 can effectively eliminate or block the leakage current between the source 105 and drain 107 (i.e., similar to the advantage exhibited as in the case of a MOSFET fabricated on SOI substrate, e.g., ETSOI device).
- the active channel 103 is above the BOX 104 and the active fin height is determined by the energy/dose level of the oxygen implantation.
- the depth of channel 103 can be controlled by one or more of varying a dosage of oxygen ion implantation and the inclusion of zero or more additives with the implantation.
- Channel 103 can be aligned to gate 101 and local buried oxide region 104 can be aligned to gate 101 . Accordingly, local buried oxide region 104 can be aligned to channel 103 and channel 103 can be aligned to local buried oxide region 104 .
- gate 101 provided by a gate stack having gate electrode 101 e and gate dielectric 101 d.
- a gate electrode 101 e can be provided by polysilicon layer 2101 and gate dielectric 101 d can be provided by oxide layer 1103 .
- gate electrode 101 e and gate dielectric 101 d are set forth herein in one embodiment as having a single layer each, gate electrode 101 e and gate dielectric 101 d can include one or more layers.
- gate electrode 101 e can include multiple conducting layers, e.g., TiN, TaN, TiAl, TiC, Al, and W, (e.g., to set the correct “work function” in advanced CMOS technology nodes).
- the gate dielectric 101 d may also be multiple layers of dielectric, e.g., high-k and SiO 2 , for better capacitive coupling to channel 103 and smaller leakage between the gate electrode 101 e and channel 103 .
- the combination of one or more layers of a gate electrode and one or more layers of a gate dielectric can be regarded as a “gate stack”.
- local buried oxide region 104 can be aligned with gate 101 .
- Gate 101 can be bounded by imaginary vertically extending planes 101 p that extend perpendicularly through substrate 102 .
- local buried oxide region 104 can be formed so that it does not extend lengthwise in either direction beyond the imaginary vertically extending planes 101 p.
- local buried oxide region 104 can be aligned to gate 101 by having at least a portion thereof within a location delimited by planes 101 p. In one embodiment, local buried oxide region 104 can be aligned to gate 101 by being defined within a location delimited by planes 101 p and by being absent of a portion that extends external to a location delimited by planes 101 p. In one embodiment, local buried oxide region 104 can be aligned to gate 101 by being defined within a location delimited by planes 101 p, by being absent of a portion that extends external to a location delimited by planes 101 p, and by having a length in common with a length of gate 101 . By providing local buried oxide 104 with use of mask 206 to be self aligned to gate area 101 a and gate 101 when formed, local buried oxide region is aligned to gate area 101 a and gate 101 when formed.
- channel 103 can be aligned to gate 101 by having at least a portion thereof within a location delimited by planes 101 p. In one embodiment, channel 103 can be aligned to gate 101 by being defined within a location delimited by planes 101 p and by being absent of a portion that extends external to a location delimited by planes 101 p. As depicted in the views of FIGS. 1-15 , a gate 101 can be disposed over a fin 202 having defined therein a BOX 104 aligned to gate 101 and a channel 103 aligned to gate 101 . In one embodiment, a gate 101 disposed over fin 202 can include a portion within an area delimited by imaginary vertically extending planes 101 f (depicted in FIG.
- a gate 101 disposed over fin 202 can be entirely defined within an area delimited by imaginary vertically extending planes 101 f (depicted in FIG. 12 ) that bound sidewalls of fin 202 and extend perpendicularly to substrate 102 (which can be planar) and can be absent a portion external to an area delimited by imaginary vertically extending planes 101 f bounded by sidewalls of fin 202 .
- dotted line 2502 indicates an elevation of a base of fins 202 , i.e., the depth to which bulk substrate 102 , e.g., Si, can be recessed to define fins 202 .
- a field effect channel with such a structure is a thin silicon body partially delimited by the local buried oxide region 104 and thus can achieve the leakage current inhibiting performance on the order of that seen with an extremely thin silicon insulator (ETSOI) device.
- ETSOI extremely thin silicon insulator
- source and drain 105 and 107 formed on fins 202 that are formed contiguous with bulk silicon substrate 102 as depicted in the views of FIGS. 1-3 and FIGS. 14-15 , the heat generated in logic circuits operating at high frequency can be readily dissipated to bulk silicon substrate 102 to exhibit the same advantages as are exhibited by logic circuits fabricated on a bulk silicon substrate.
- source and drain 105 and 107 can be formed to be “embedded” source and drain 105 and 107 .
- FIG. 14 is a fin lengthwise cross sectional side view illustrating additional aspects of a method set forth with reference to FIGS. 5-13 , wherein the embodiment illustrated in the view of FIG. 14 is depicted as including optional halo implants and extension implants.
- Source 105 and drain 107 can be fabricated as embedded sources and drains including stressors.
- embedded source and drain 105 and 107 can be fabricated by recessing of S/D Si, then epi regrowth of SiGe for p-type S/D and SiC for n-type S/D selectively in order to induce stress in the channel 103 .
- source 105 includes epitaxial growth formation 105 ep for inducing stress in channel 103
- drain 107 includes an epitaxial growth formation 107 ep for inducing stress in channel 103 .
- device 100 is depicted as having halo implants 106 , and source and drain extension implants 109 as optional features.
- these optional Halo implants 106 and extension implants 109 for FinFETs are useful in case of short channel length (e.g. ⁇ 20 nm) for reducing short channel effect.
- Halo implants through the source/drain can also facilitate adjustment of the threshold voltage (Vt) of the device 100 for implementation of a multi-Vt scheme in logic circuits.
- Vt threshold voltage
- FIG. 15 there is depicted a semiconductor device 100 having a plurality of FinFETs.
- Semiconductor device 100 as depicted in FIG. 15 includes a first FinFET at location “A” and a second FinFET at location “B”.
- Each of the first FinFET and second FinFET can be as fabricated according to method in accordance with that described with reference to FIGS. 5-14 except each of the first FinFET at location “A” and the second FinFET at location “B” can be absent of halo implants 106 and source/drain extension implants 109 .
- FIG. 15 depicts a bulk silicon wafer.
- FIG. 15 depicts an integrated circuit (IC).
- IC integrated circuit
- a method or device that “comprises”, “has”, “includes” or “contains” one or more steps or elements possesses those one or more steps or elements, but is not limited to possessing only those one or more steps or elements.
- a step of a method or an element of a device that “comprises”, “has”, “includes” or “contains” one or more features possesses those one or more features, but is not limited to possessing only those one or more features.
- a device or structure that is configured in a certain way is configured in at least that way, but may also be configured in ways that are not listed.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Thin Film Transistor (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
Description
- Extremely thin Silicon-On-Insulator (ETSOI) planar Metal Oxide Silicon Field Effect Transistors (MOSFETs) are desirable for many aspects. Such structures provide fully depleted devices having planar architectures with superior short channel control, low junction leakage current, and an un-doped body with low variability from random dopant fluctuations. Thin body semiconductor devices have limitations, however, in that they are not well adapted for stress inducement in the channel (or body) for carrier mobility enhancement. Also, source/drain resistance tends to be too high due to thin Silicon (Si) layer (i.e., small amount of Si materials) for many applications.
- In one proposed solution for inducing stress to a channel and reducing source/drain resistance, the structure of raised sources and drains can be formed using Si epitaxial growth. However, the added stress in a channel of a MOSFET on ETSOI by using such methods can still be minimal and the source and drain resistance is still too high for many applications which typically employ MOSFETs formed on a bulk Si substrate.
- In contrast to traditional planar metal-oxide-semiconductor, field-effect transistors (MOSFETs), which are fabricated using conventional lithographic fabrication methods, non-planar FETs incorporate various vertical transistor structures. One such semiconductor structure is the “FinFET”, which takes its name from the multiple semiconductor “fins” that are used to form the respective gate channel with small footprint. Advantageously, the fin structure helps to control current leakage through the transistor in the off state, and a double gate or tri-gate structure may be employed to control short channel effects.
- There is set forth herein in one embodiment a FinFET semiconductor device having a fin extending from a bulk silicon substrate, wherein there is formed wrapped around a portion of the fin a gate, and wherein proximate a channel area of the fin aligned to the gate there is formed a local buried oxide region aligned to the gate. In one embodiment, the local buried oxide region is formed below a channel area of the fin.
- One or more aspects of the present invention are particularly pointed out and distinctly claimed as examples in the claims at the conclusion of the specification. The foregoing and other objects, features, and advantages of the invention are apparent from the following detailed description taken in conjunction with the accompanying drawings in which:
-
FIG. 1 is a top view of a FinFET semiconductor device having a local buried oxide region. -
FIG. 2 is a perspective view of a FinFET semiconductor device having a local buried oxide region. -
FIG. 3 is a perspective view of a FinFET semiconductor device having a local buried oxide region in another embodiment. -
FIG. 4 is a flow diagram illustrating a method including forming a local buried oxide region in a FinFET semiconductor device. -
FIGS. 5-12 are fin widthwise cross sectional side view schematic diagrams illustrating fabrication of a FinFET semiconductor device having a local buried oxide region. -
FIGS. 13 and 14 are fin lengthwise cross sectional side view schematic diagrams illustrating a semiconductor device. -
FIG. 15 is a fin lengthwise schematic diagram illustrating a semiconductor device having a plurality of FinFETs. - There is set forth herein, as depicted in
FIGS. 1 and 2 , a fin field effect transistor (FinFET)semiconductor device 100 having afin 202 extending from abulk silicon substrate 102, wherein there is formed wrapped around a portion of the fin 202 agate 101, and wherein proximate achannel area 103 of the fin aligned to thegate 101 there is formed a local buriedoxide region 104. Betweensubstrate 102 andgate 101 there can be disposed oxide 204 (oxide layer 204).Oxide 204 can be disposed in surrounding relation to a lower elevation portion offin 202. Shown as having a single fin in the embodiment ofFIGS. 1 and 2 ,semiconductor device 100 can have more than one fin. In one embodiment,semiconductor device 100 can be provided by bulk wafer defining a plurality of field effect transistors. In one embodiment,semiconductor device 100 can be provided by an integrated circuit (IC) defining a plurality of field effect transistors. -
FIGS. 1 and 2 show a top plan view and isometric view, respectively, of aFinFET semiconductor device 100 fabricated onSi substrate 102. Though only one fin is illustrated inFIG. 1 for simplicity, there can bemultiple fins 202 fabricated in parallel withfin 202.Fin 202 can extend upwardly fromsubstrate 102. Each fin 202 of asemiconductor device 100 can be elongated and can include a rectangular cross section as depicted in the views ofFIGS. 2-12 herein. In the embodiment illustrated, FinFETsemiconductor device 100 includes agate 101 which can be wrapped around the top and sides of afin 202. Asource 105 is defined at one end offin 202, and adrain 107 is defined at the other end offin 202.Source 105 anddrain 107 can be defined onfin 202 and doped by performing appropriate implantation processes. Appropriate implantation processes can include e.g., implantation of dopants (n-type or p-type) for n-type and p-type source and drain of FinFETs. Achannel 103 can be defined byfin 202intermediate source 105 anddrain 107 at a region offin 202 covered bygate 101 and aligned togate 101. Channel 103 can be defined in thefin 202 above local buriedoxide region 104, thechannel 103 having a first end and a second end, asource 105 defined at the first end of thechannel 103 and adrain 105 defined at the second end of thechannel 103. In one aspect as set forth herein,channel 103 can be delimited by a local buriedoxide region 104 below the top surface offin 202 by a distance in one embodiment of between about 20 nm and 40 nm (this distance being the height of the fin portion that extends above local buriedoxide region 104 being referred to as the active fin height). Therefore, in one embodiment, current can only flow through the portion of the channel offin 202 above local buriedoxide region 104. -
Gate 101 in one embodiment can have a gate stack having multiple layers. The multiple layers can include one or more metal layers and one or more dielectric layers. The one or more metal layers can have, e.g., one or more layers of titanium nitride (TiN), TiAlC, TaN, aluminum (Al), or tungsten (W). The one or more dielectric layers can have, e.g., one or more of Si-oxide, Si-nitride, or high-k material (e.g., Hf-oxide). Becausegate 101 can have have multiple layers,gate 101 can be referred to a gate stack. - As shown in
FIG. 1 , asemiconductor device 100 can include a local buriedoxide region 104 aligned with agate 101. Achannel 103 can be defined that is aligned withgate 101 and which can be above local buriedoxide region 104. Local buriedoxide region 104 can be referred to as “BOX”. Local buriedoxide region 104 can be formed in one or more ofbulk Si substrate 102 andfin 202 by implantation of oxygen intofin 202 followed by annealing. In the embodiments depicted inFIGS. 1-15 herein, local buriedoxide region 104 is formed infin 202 to define achannel 103 above local buriedoxide region 104 and an area offin 202 below local buriedoxide region 104.BOX 104 can be aligned togate 101 and can have a length less than a length ofgate 101 as depicted inFIGS. 1 and 2 .BOX 104 can be adapted so thatBOX 104 blocks a leakage current path betweensource 105 anddrain 107. - In
FIG. 3 there is shown a perspective view of an alternative embodiment ofdevice 100. The “active”channel 103 is above the local buriedoxide region 104. The area offin 202 below the local buriedoxide region 104 can provide mechanical stability to the substrate. Thus, the location of local buriedoxide region 104 can be adjusted toward the surface ofSi substrate 102, or even half way (e.g., as depicted in the embodiment illustrated inFIG. 15 ) or mostly submerged into the Si-substrate, so that the active fin channel height is larger to define astronger FinFET device 100. - An exemplary method for making a
FinFET semiconductor device 100 having a local buriedoxide region 104 is set forth in the flow diagram ofFIG. 4 in connection with FIGS. 5-14.FIGS. 5-12 illustrate cross-sectional views of afin 202 perpendicular to the fin direction (widthwise) and parallel and through thegate 101.FIGS. 13-14 are cross-sectional views co-extensive with the fin direction (lengthwise) throughgate 101. In the views ofFIGS. 5-12 , two fins are illustrated. - At block 402 (
FIG. 4 ), as depicted inFIGS. 5 and 6 , there can be performed SiN layer deposition. For performance of the SiN layer deposition atblock 402 there can be provided abulk substrate 102 havingfins 202 and oxide 204 (oxide layer 204). Atblock 402 in reference toFIG. 5 the providing can include providing asubstrate 102, formingfins 202 and fillingoxide 204 betweenfin 202 and depositing thereon aninsulation layer 206. Performance of insulation layer deposition atblock 402 can be accompanied by chemical-mechanical planarization (CMP) to provide a flat surface to improve efficiently and accuracy of ensuing gate pattern lithography processes. In one embodiment, theinsulation layer 206 can be e.g., a silicon nitride (SiN) layer as depicted inFIG. 6 .Insulation layer 206, which can be provided by SiN, can serve as a hard mask. The providing atblock 402 can alternatively include providing a Sisubstrate having fins 202 and filledoxide 204 and depositing thereoninsulation layer 206 in other form, e.g., a Si-oxide layer or a combination of Si-nitride and Si-oxide layers. The thickness of theinsulation layer 206 can be in the range of about 10 nm to about 100 nm. The providing atblock 402 can also include shallow trench isolation (STI) and formation. As indicated inFIG. 5 , shallow trench isolation (STI)oxide 115 can be formed atblock 402. As depicted inFIG. 5 , STI oxide can be deposited into shallow trenches ofSi substrate 102 to isolate sets of devices ofsemiconductor device 100. The shallow trenches that are filled with STI oxide in the views ofFIGS. 4-12 are shown as having a depth greater than a depth ofoxide 204 deposited adjacent tofins 202. In another embodiment shallow trenches filled withSTI oxide 115 can have a depth less than a depth ofoxide 204 deposited adjacent tofins 202. In another embodiment, shallow trenches filled with STI oxide can have a depth equal to a depth ofoxide 204 deposited adjacent tofins 202. The depth ofoxide 204 can be regarded as the depth ofoxide 204 after recessing ofoxide 204 atblock 422 to be described herein. The providing of STI and formation at block 404 can also include providing shallow trench isolation (forming a trench with STI oxide 115) betweenfins 202 depicted inFIGS. 5-12 . A depth of such intermediate trenches can be less than, greater than, or equal to a depth of trenches (filled with STI oxide 115) depicted inFIGS. 5-12 . - At block 406 (
FIG. 4 ), as depicted atFIG. 7 , there can be performed gate patterning lithography followed by gate reactive ion etching (ME) to open thegate area 101 a. There can be performed gate patterning for providing an opening in insulation layer 206 (to allow for oxygen ion implantation in subsequent step).Gate area 101 a as depicted inFIG. 7 can be uncovered by photoresist. In one embodiment, the gate patterning can include providing a mask, the mask having a two dimensional area pattern that defines a gate area ofdevice 100. Removal of the mask provided byinsulation layer 206 can include, e.g., RIE or wet etching. For example, hot H3PO4 acid can be used to removenitride 206 without damaging theSi fins 202 and filledoxide 204. - At block 412 (
FIG. 4 ), as depicted inFIG. 8 , there can be performed oxygen ion implantation into the exposedgate area 101 a. There can be formed a local buried oxide region 104 (FIG. 9 ) infins 202. Forming of a local buried oxide region 104 (FIG. 9 ) can be performed by using ion implantation of oxygen (O+) through an exposedsurface 202 s offin 202 into an area withinfin 202 and followed by thermal annealing. By performing implantation of oxygen through a same opening defined bymask layer 206 used for gate patterning, a localburied oxide region 104 can be regarded as being “self aligned” togate 101. Localburied oxide region 104 can be aligned to agate 101. Localburied oxide region 104 can have a length in common with a length ofgate 101. In addition or in the alternative, local buriedoxide region 104 can have a width in common with width ofgate 101. In one embodiment, local buriedoxide region 104 can have one or more a length and width less than a length and width, respectively, ofgate 101. In one embodiment, the implantation of oxygen ions can be accompanied by implantation of one or more of nitrogen (N), carbon (C) and fluorine (F). The energy and dose of implantation of one or more of oxygen ions, N, C, and F is designed to form a local buried oxide region 104 (BOX) deep enough underneath the a surface offin 202, so that dopant diffusion is reduced and stress at localburied oxide region 104 and surrounding areas offin 202 is reduced. The implant energy of O is in the range of from about 10 KeV to about 100 KeV. In one embodiment, the implant energy of O is in the range from about 200 KeV to about 1 MeV. In one embodiment, the local buried oxide region 104 (shown as formed inFIG. 9 ) can be formed at a location of between about 20 nm and about 40 nm beneath thesurface 202 s of fin 202 (i.e., a thin silicon layer having a thickness of from about 20 nm to about 40 nm as similar to the thin Si layer in an ETSOI for serving as the channel for a MOSFET). In one embodiment, the ion implantation can include implantation of oxygen (with dose in the range of 1015 to 1017 cm−2) and followed by implantation sequentially of nitrogen (N), carbon (C), or fluorine (F) with smaller dose (in the range of from about 1.0% to about 3.0% of the main O dose). In one embodiment,mask 206 defines both an area of implantation of oxygen ions, and in a manner set forth herein, agate area 101 a, an area of gate electrode material. With use of mask 206 a formed local buriedoxide region 104 can be self aligned to agate area 101 a and accordingly can be self aligned to a formedgate 101 whengate 101 is formed. When local buriedoxide region 104 is formed achannel area 103 a can be formed onfin 202 above local buriedoxide region 104. - According to one prior art method for the fabrication of a commercially available Silicon on Insulator (SOI) substrate, a method known as Separation by Implantation of Oxygen (SIMOX) can be employed. The SIMOX method performs oxygen implant into bulk Si-substrate in blank (i.e., no photoresist pattern) with high dose (>1018 cm−2) and at elevated temperature (>600° C.) during implantation and then followed by a post implant annealing at high temperature (>1200° C.) to eliminate defects and re-crystallize the surface, so that a Si-On-Insulator (SOI) substrate is formed. In one method in this disclosure for the formation of a local
buried oxide region 104, oxygen implant is performed in a localized area through apatterned mask 206 and with a lower dosage and no elevated temperature during implantation and also lower annealing temperature after implantation than in the case of a SIMOX for SOI substrate fabrication. According to one embodiment, the oxygen implantation for the formation of local buriedoxide region 104 is at a dosage of about 1016 to 1017 ions/cm2, which is about 1% to about 10% of the known blank implant of oxygen at elevated temperature in the SIMOX technology method for forming SOI substrate. In one embodiment, the implant energy of O can be <120 KeV (to achieve the formation of BOX 20-40 nm below the active fin). The post implant annealing temperature in this disclosure is in a range of from about 800° C. to about 1100° C. which is significantly lower than that for the referred to SIMOX process. - At block 416 (
FIG. 4 ), as depicted inFIG. 9 , there can be performed post implant high temperature annealing. High temperature annealing at block 416 can be performed subsequent to implantation of oxygen atblock 412. The high temperature annealing can be performed e.g., at from about 800 deg. C to about 1100 deg. C. in inert ambient to form a local buried oxide region 104 (BOX) and heal the damage in the silicon channel from the implantation atblock 412. By comparison, post implantation annealing temperatures seen in SIMOX for SOI substrate fabrication processes are in the range of >1200C. The implant of additives (N, C, F) with oxygen ions helps to suppress the generation of defects during post implant thermal annealing and also lower than the annealing temperature significantly. The implantation of the noted additives (N, C, F) also provides smooth stress transition between the local buriedoxide region 104 and surroundingSi channel area 103 a (FIG. 11 ) offin 202. Thus, a post implant annealing temperature lower than that in SIMOX for SOI substrate fabrication can result in a robust “defect free” and minimum stress around theSi channel area 103 a (FIG. 1 ). Furthermore, inclusion of one or more of the noted additives N, C, and F can suppress dopants of B, P, diffusion into the local buriedoxide region 104 from anadjacent channel area 103 a, so that there is provided reduced fluctuations of device parameters. - At block 422 (
FIG. 4 ), as depicted inFIG. 10 , there can be performed local oxide recess to expose a sidewall offins 202. Theoxide 204 can be recessed deep enough to the level of BOX 104 (e.g., to the middle of BOX level, or at least 10 nm below the top of BOX). In one embodiment,oxide 204 can be recessed to a certain level, the certain level within a range from the top ofBOX 104 to a bottom ofBOX 104. A thin oxide (e.g., SiO2) layer 1103 (i.e., an interfacial layer) can be grown on a surface offin 202 as depicted inFIG. 9 after the oxide recess for revealing the fin. Theoxide layer 1103 can be used as the gate dielectric in a gate first process oroxide layer 1103 can be used as a dummy gate dielectric in a gate last process. In one embodiment, a gate dielectric ofgate 101 can be a multiple layer of thin Si-oxide, Si-oxynitride, and high-k (HfO2) materials to achieve high quality and thin effective thickness and low leakage. - At block 428 (
FIG. 4 ) as depicted inFIG. 11 there can be performed polysilicon deposition. The polysilicon deposition can be performed on an entire wafer. A thickness of thepolysilicon layer 2101 can be thick enough so that agate area 101 a is fully filled with polysilicon. - At block 432 (
FIG. 4 ), as depicted inFIG. 12 , there can be performed chemical-mechanical planarization (CMP) to planarize the gate stack andinsulation layer 206 which can be provided by SiN. The polysilicon gate height can be controlled by a thickness ofinsulation layer 206, and the gate height can be above the top offin 202 by between about 20 nm and about 40 nm. Planarization can improve efficiency and accuracy of ensuing processing. - At block 436 (
FIG. 4 ), as depicted inFIG. 13 , there can be performed removal ofinsulation layer 206 which can be provided by SiN.FIG. 13 is a fin lengthwise cross sectional side view of thesemiconductor device 100 depicted in the fin widthwise cross sectional views ofFIGS. 5-12 . The removal can be performed using hot phosphorus acid which is selective to silicon and oxide. In one aspect, onlyinsulation layer 206 is removed. Withinsulation layer 206 removed (FIG. 12 ), the non-channel portion offins 202 are exposed for further process steps to form components, e.g., spacers, source/drain, contacts to complete the FinFET (as a poly-gate process) in accordance with a gate first process. Where aFinFET device 100 is completed using a “gate first”process polysilicon layer 2101 can define agate electrode 101 e (FIG. 14 ). - Alternatively, at block 440 (
FIG. 4 ) there can be performed completion of aFinFET device 100 by a gate last process (with the poly gate stack to be removed later in process steps). According to a gate last process, a poly-Si layer 2101 can be used as a temporary gate stack to form an offset spacer, followed by optional Halo implantation and extension implantations. Rapid Thermal Analysis (RTA) can be performed and is optional depending on a specific integration scheme used. Source and drain formation can be the same as that in bulk flow with eSiGe (for PFET stress booster), SMT or SiC (for NFET stress booster). There can then be performed Interlayer Dielectric (ILD) formation, metal gate formation, Middle of Line (MOL) formation silicate formation and contact formation. - Further aspects of a FinFET semiconductor device having a local
buried oxide region 104 are now described with reference toFIGS. 1-3 andFIGS. 14-16 . It is seen with reference toFIGS. 1-3 andFIGS. 14-16 that localburied oxide region 104 can be formed only under thegate 101 and a well controlledchannel 103 but not under a source and drain 105 and 107. Such local buriedoxide region 104 underneath a definedchannel 103 can effectively eliminate or block the leakage current between thesource 105 and drain 107 (i.e., similar to the advantage exhibited as in the case of a MOSFET fabricated on SOI substrate, e.g., ETSOI device). Theactive channel 103 is above theBOX 104 and the active fin height is determined by the energy/dose level of the oxygen implantation. In addition or alternatively the depth ofchannel 103 can be controlled by one or more of varying a dosage of oxygen ion implantation and the inclusion of zero or more additives with the implantation.Channel 103 can be aligned togate 101 and localburied oxide region 104 can be aligned togate 101. Accordingly, local buriedoxide region 104 can be aligned to channel 103 andchannel 103 can be aligned to local buriedoxide region 104. - In the view of
FIG. 14 there is depicted agate 101 provided by a gate stack havinggate electrode 101 e and gate dielectric 101 d. Whensemiconductor device 100 is fabricated by a gate first process agate electrode 101 e can be provided bypolysilicon layer 2101 and gate dielectric 101 d can be provided byoxide layer 1103. Whilegate electrode 101 e and gate dielectric 101 d are set forth herein in one embodiment as having a single layer each,gate electrode 101 e and gate dielectric 101 d can include one or more layers. In oneexample gate electrode 101 e can include multiple conducting layers, e.g., TiN, TaN, TiAl, TiC, Al, and W, (e.g., to set the correct “work function” in advanced CMOS technology nodes). Also, thegate dielectric 101 d may also be multiple layers of dielectric, e.g., high-k and SiO2, for better capacitive coupling to channel 103 and smaller leakage between thegate electrode 101 e andchannel 103. The combination of one or more layers of a gate electrode and one or more layers of a gate dielectric can be regarded as a “gate stack”. As illustrated inFIG. 14 , local buriedoxide region 104 can be aligned withgate 101.Gate 101 can be bounded by imaginary vertically extendingplanes 101 p that extend perpendicularly throughsubstrate 102. In one embodiment, local buriedoxide region 104 can be formed so that it does not extend lengthwise in either direction beyond the imaginary vertically extendingplanes 101 p. In one embodiment, local buriedoxide region 104 can be aligned togate 101 by having at least a portion thereof within a location delimited byplanes 101 p. In one embodiment, local buriedoxide region 104 can be aligned togate 101 by being defined within a location delimited byplanes 101 p and by being absent of a portion that extends external to a location delimited byplanes 101 p. In one embodiment, local buriedoxide region 104 can be aligned togate 101 by being defined within a location delimited byplanes 101 p, by being absent of a portion that extends external to a location delimited byplanes 101 p, and by having a length in common with a length ofgate 101. By providing localburied oxide 104 with use ofmask 206 to be self aligned togate area 101 a andgate 101 when formed, local buried oxide region is aligned togate area 101 a andgate 101 when formed. - In one embodiment,
channel 103 can be aligned togate 101 by having at least a portion thereof within a location delimited byplanes 101 p. In one embodiment,channel 103 can be aligned togate 101 by being defined within a location delimited byplanes 101 p and by being absent of a portion that extends external to a location delimited byplanes 101 p. As depicted in the views ofFIGS. 1-15 , agate 101 can be disposed over afin 202 having defined therein aBOX 104 aligned togate 101 and achannel 103 aligned togate 101. In one embodiment, agate 101 disposed overfin 202 can include a portion within an area delimited by imaginary vertically extendingplanes 101 f (depicted inFIG. 12 ) that bound sidewalls offin 202 and extend perpendicularly to substrate 102 (which can be planar) and a portion external to an area delimited by imaginary vertically extendingplanes 101 f bounded by sidewalls offin 202. In one embodiment, agate 101 disposed overfin 202 can be entirely defined within an area delimited by imaginary vertically extendingplanes 101 f (depicted inFIG. 12 ) that bound sidewalls offin 202 and extend perpendicularly to substrate 102 (which can be planar) and can be absent a portion external to an area delimited by imaginary vertically extendingplanes 101 f bounded by sidewalls offin 202. InFIGS. 13-15 dottedline 2502 indicates an elevation of a base offins 202, i.e., the depth to whichbulk substrate 102, e.g., Si, can be recessed to definefins 202. - The providing of a local
buried oxide region 104 aligned to agate 101 provides numerous advantages. For example, a field effect channel with such a structure is a thin silicon body partially delimited by the local buriedoxide region 104 and thus can achieve the leakage current inhibiting performance on the order of that seen with an extremely thin silicon insulator (ETSOI) device. With source and drain 105 and 107 formed onfins 202 that are formed contiguous withbulk silicon substrate 102 as depicted in the views ofFIGS. 1-3 andFIGS. 14-15 , the heat generated in logic circuits operating at high frequency can be readily dissipated tobulk silicon substrate 102 to exhibit the same advantages as are exhibited by logic circuits fabricated on a bulk silicon substrate. - In one embodiment, as illustrated in
FIG. 14 , source and drain 105 and 107 can be formed to be “embedded” source and drain 105 and 107. Referring to the view ofFIG. 14 ,FIG. 14 is a fin lengthwise cross sectional side view illustrating additional aspects of a method set forth with reference toFIGS. 5-13 , wherein the embodiment illustrated in the view ofFIG. 14 is depicted as including optional halo implants and extension implants.Source 105 and drain 107 can be fabricated as embedded sources and drains including stressors. In one embodiment, embedded source and drain 105 and 107 can be fabricated by recessing of S/D Si, then epi regrowth of SiGe for p-type S/D and SiC for n-type S/D selectively in order to induce stress in thechannel 103. In the embodiment ofFIG. 14 (as well as in the embodiment depicted inFIG. 3 )source 105 includes epitaxial growth formation 105ep for inducing stress inchannel 103 and drain 107 includes an epitaxial growth formation 107ep for inducing stress inchannel 103. - Further referring to the embodiment depicted in
FIG. 14 ,device 100 is depicted as havinghalo implants 106, and source and drain extension implants 109 as optional features. As similar to planar CMOS, theseoptional Halo implants 106 and extension implants 109 for FinFETs are useful in case of short channel length (e.g. <20 nm) for reducing short channel effect. Halo implants through the source/drain can also facilitate adjustment of the threshold voltage (Vt) of thedevice 100 for implementation of a multi-Vt scheme in logic circuits. - In
FIG. 15 there is depicted asemiconductor device 100 having a plurality of FinFETs.Semiconductor device 100 as depicted inFIG. 15 includes a first FinFET at location “A” and a second FinFET at location “B”. Each of the first FinFET and second FinFET can be as fabricated according to method in accordance with that described with reference toFIGS. 5-14 except each of the first FinFET at location “A” and the second FinFET at location “B” can be absent ofhalo implants 106 and source/drain extension implants 109. In one embodiment,FIG. 15 depicts a bulk silicon wafer. In one embodiment,FIG. 15 depicts an integrated circuit (IC). - The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprise” (and any form of comprise, such as “comprises” and “comprising”), “have” (and any form of have, such as “has” and “having”), “include” (and any form of include, such as “includes” and “including”), and “contain” (and any form contain, such as “contains” and “containing”) are open-ended linking verbs. As a result, a method or device that “comprises”, “has”, “includes” or “contains” one or more steps or elements possesses those one or more steps or elements, but is not limited to possessing only those one or more steps or elements. Likewise, a step of a method or an element of a device that “comprises”, “has”, “includes” or “contains” one or more features possesses those one or more features, but is not limited to possessing only those one or more features. Furthermore, a device or structure that is configured in a certain way is configured in at least that way, but may also be configured in ways that are not listed.
- The corresponding structures, materials, acts, and equivalents of all means or step plus function elements in the claims below, if any, are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed. The description of the present invention has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the invention. The embodiment was chosen and described in order to best explain the principles of one or more aspects of the invention and the practical application, and to enable others of ordinary skill in the art to understand one or more aspects of the invention for various embodiments with various modifications as are suited to the particular use contemplated.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/974,772 US20160111322A1 (en) | 2013-11-18 | 2015-12-18 | Finfet semiconductor device having local buried oxide |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/083,164 US9252272B2 (en) | 2013-11-18 | 2013-11-18 | FinFET semiconductor device having local buried oxide |
US14/974,772 US20160111322A1 (en) | 2013-11-18 | 2015-12-18 | Finfet semiconductor device having local buried oxide |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/083,164 Division US9252272B2 (en) | 2013-11-18 | 2013-11-18 | FinFET semiconductor device having local buried oxide |
Publications (1)
Publication Number | Publication Date |
---|---|
US20160111322A1 true US20160111322A1 (en) | 2016-04-21 |
Family
ID=53172423
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/083,164 Active US9252272B2 (en) | 2013-11-18 | 2013-11-18 | FinFET semiconductor device having local buried oxide |
US14/974,772 Abandoned US20160111322A1 (en) | 2013-11-18 | 2015-12-18 | Finfet semiconductor device having local buried oxide |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/083,164 Active US9252272B2 (en) | 2013-11-18 | 2013-11-18 | FinFET semiconductor device having local buried oxide |
Country Status (1)
Country | Link |
---|---|
US (2) | US9252272B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9647123B1 (en) | 2016-10-14 | 2017-05-09 | International Business Machines Corporation | Self-aligned sigma extension regions for vertical transistors |
US11088265B2 (en) * | 2017-07-27 | 2021-08-10 | Semiconductor Manufacturing International (Shanghai) Corporation | Semiconductor structure having a repaired dielectric layer |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150187915A1 (en) * | 2013-12-26 | 2015-07-02 | Samsung Electronics Co., Ltd. | Method for fabricating fin type transistor |
US20170110541A1 (en) * | 2015-10-15 | 2017-04-20 | Qualcomm Incorporated | Nanowire channel structures of continuously stacked heterogeneous nanowires for complementary metal oxide semiconductor (cmos) devices |
US10032678B2 (en) | 2015-10-15 | 2018-07-24 | Qualcomm Incorporated | Nanowire channel structures of continuously stacked nanowires for complementary metal oxide semiconductor (CMOS) devices |
US9536789B1 (en) | 2016-01-27 | 2017-01-03 | International Business Mashines Corporation | Fin-double-gated junction field effect transistor |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5468657A (en) * | 1994-06-17 | 1995-11-21 | Sharp Microelectronics Technology, Inc. | Nitridation of SIMOX buried oxide |
US20080203491A1 (en) * | 2007-02-28 | 2008-08-28 | Anderson Brent A | Radiation hardened finfet |
US20080224213A1 (en) * | 2007-03-14 | 2008-09-18 | International Business Machines Corporation | Process for making finfet device with body contact and buried oxide junction isolation |
US20130334614A1 (en) * | 2012-06-14 | 2013-12-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structure and method for finfet device |
US20140027816A1 (en) * | 2012-07-27 | 2014-01-30 | Stephen M. Cea | High mobility strained channels for fin-based transistors |
US20140327090A1 (en) * | 2012-09-27 | 2014-11-06 | Globalfoundries Inc. | Finfet device with an etch stop layer positioned between a gate structure and a local isolation material |
US20150048453A1 (en) * | 2013-07-03 | 2015-02-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFETs and Methods for Forming the Same |
Family Cites Families (49)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0377329A (en) | 1989-08-19 | 1991-04-02 | Fujitsu Ltd | Manufacture of semiconductor device |
JP2666757B2 (en) | 1995-01-09 | 1997-10-22 | 日本電気株式会社 | Method for manufacturing SOI substrate |
US6686623B2 (en) | 1997-11-18 | 2004-02-03 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile memory and electronic apparatus |
US6420218B1 (en) * | 2000-04-24 | 2002-07-16 | Advanced Micro Devices, Inc. | Ultra-thin-body SOI MOS transistors having recessed source and drain regions |
US7456476B2 (en) * | 2003-06-27 | 2008-11-25 | Intel Corporation | Nonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication |
US6962843B2 (en) * | 2003-11-05 | 2005-11-08 | International Business Machines Corporation | Method of fabricating a finfet |
JP3962009B2 (en) * | 2003-12-05 | 2007-08-22 | 株式会社東芝 | Manufacturing method of semiconductor device |
WO2005057175A2 (en) | 2003-12-09 | 2005-06-23 | Dexcom, Inc. | Signal processing for continuous analyte sensor |
WO2006011369A1 (en) * | 2004-07-29 | 2006-02-02 | Nec Corporation | Substrate for field effect transistor, field effect transistor, and manufacturing method thereof |
JP2006049627A (en) * | 2004-08-05 | 2006-02-16 | Toshiba Corp | Semiconductor device and its manufacturing method |
US7224033B2 (en) * | 2005-02-15 | 2007-05-29 | International Business Machines Corporation | Structure and method for manufacturing strained FINFET |
CN101454788A (en) | 2006-05-31 | 2009-06-10 | 株式会社半导体能源研究所 | Semiconductor device and ic label, ic tag, and ic card having the same |
KR100781580B1 (en) * | 2006-12-07 | 2007-12-03 | 한국전자통신연구원 | A dual structure finfet and the manufacturing method the same |
JP5210613B2 (en) | 2006-12-27 | 2013-06-12 | 株式会社半導体エネルギー研究所 | Semiconductor device |
US20100103402A1 (en) | 2007-02-26 | 2010-04-29 | Dai Nippon Printing Co., Ltd | Work stage of exposing apparatus, exposing method and method of manufacturing a structure |
JP5057804B2 (en) | 2007-03-12 | 2012-10-24 | 株式会社東芝 | Semiconductor device |
EP2372756A1 (en) | 2007-03-13 | 2011-10-05 | Semiconductor Energy Laboratory Co, Ltd. | Semiconductor device and manufacturing method thereof |
JP4406439B2 (en) * | 2007-03-29 | 2010-01-27 | 株式会社東芝 | Manufacturing method of semiconductor device |
US8551313B2 (en) | 2007-11-15 | 2013-10-08 | International Business Machines Corporation | Method and apparatus for electroplating on soi and bulk semiconductor wafers |
EP2073267A1 (en) | 2007-12-19 | 2009-06-24 | INTERUNIVERSITAIR MICROELEKTRONICA CENTRUM vzw (IMEC) | Method of fabricating multi-gate semiconductor devices and devices obtained |
JP2009212413A (en) * | 2008-03-06 | 2009-09-17 | Renesas Technology Corp | Semiconductor device and method of manufacturing semiconductor device |
US7955909B2 (en) | 2008-03-28 | 2011-06-07 | International Business Machines Corporation | Strained ultra-thin SOI transistor formed by replacement gate |
US8334170B2 (en) | 2008-06-27 | 2012-12-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for stacking devices |
US8350327B2 (en) | 2008-08-29 | 2013-01-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | High voltage device with reduced leakage |
US8486736B2 (en) | 2008-10-20 | 2013-07-16 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing light-emitting device |
JP2010258083A (en) | 2009-04-22 | 2010-11-11 | Panasonic Corp | Soi wafer, method for producing the same, and method for manufacturing semiconductor device |
US8138523B2 (en) * | 2009-10-08 | 2012-03-20 | International Business Machines Corporation | Semiconductor device having silicon on stressed liner (SOL) |
US8313990B2 (en) | 2009-12-04 | 2012-11-20 | International Business Machines Corporation | Nanowire FET having induced radial strain |
IN2012DN06399A (en) * | 2010-02-07 | 2015-10-02 | Zeno Semiconductor Inc | |
US8461647B2 (en) | 2010-03-10 | 2013-06-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device having multi-thickness gate dielectric |
US8431994B2 (en) | 2010-03-16 | 2013-04-30 | International Business Machines Corporation | Thin-BOX metal backgate extremely thin SOI device |
US8445337B2 (en) | 2010-05-12 | 2013-05-21 | International Business Machines Corporation | Generation of multiple diameter nanowire field effect transistors |
US8519479B2 (en) | 2010-05-12 | 2013-08-27 | International Business Machines Corporation | Generation of multiple diameter nanowire field effect transistors |
US8574970B2 (en) * | 2010-09-15 | 2013-11-05 | International Business Machines Corporation | Method of forming an extremely thin semiconductor insulator (ETSOI) FET having a stair-shaped raised source/drain |
US8685847B2 (en) * | 2010-10-27 | 2014-04-01 | International Business Machines Corporation | Semiconductor device having localized extremely thin silicon on insulator channel region |
US8546246B2 (en) | 2011-01-13 | 2013-10-01 | International Business Machines Corporation | Radiation hardened transistors based on graphene and carbon nanotubes |
US8507989B2 (en) | 2011-05-16 | 2013-08-13 | International Business Machine Corporation | Extremely thin semiconductor-on-insulator (ETSOI) FET with a back gate and reduced parasitic capacitance |
US9689835B2 (en) | 2011-10-31 | 2017-06-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Amplified dual-gate bio field effect transistor |
US8735991B2 (en) | 2011-12-01 | 2014-05-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | High gate density devices and methods |
US8709890B2 (en) | 2011-12-12 | 2014-04-29 | International Business Machines Corporation | Method and structure for forming ETSOI capacitors, diodes, resistors and back gate contacts |
US8748258B2 (en) | 2011-12-12 | 2014-06-10 | International Business Machines Corporation | Method and structure for forming on-chip high quality capacitors with ETSOI transistors |
CN106847805B (en) * | 2011-12-23 | 2020-08-21 | 英特尔公司 | Common substrate semiconductor device with nanowires or semiconductor bodies having different material orientations or compositions |
US8575694B2 (en) | 2012-02-13 | 2013-11-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Insulated gate bipolar transistor structure having low substrate leakage |
US8906779B2 (en) | 2012-03-30 | 2014-12-09 | International Business Machines Corporation | Solar-powered energy-autonomous silicon-on-insulator device |
US8946033B2 (en) * | 2012-07-30 | 2015-02-03 | International Business Machines Corporation | Merged fin finFET with (100) sidewall surfaces and method of making same |
US8610201B1 (en) * | 2012-08-16 | 2013-12-17 | Kabushiki Kaisha Toshiba | FinFET comprising a punch-through stopper |
US20140167163A1 (en) * | 2012-12-17 | 2014-06-19 | International Business Machines Corporation | Multi-Fin FinFETs with Epitaxially-Grown Merged Source/Drains |
US9634000B2 (en) * | 2013-03-14 | 2017-04-25 | International Business Machines Corporation | Partially isolated fin-shaped field effect transistors |
US8895395B1 (en) * | 2013-06-06 | 2014-11-25 | International Business Machines Corporation | Reduced resistance SiGe FinFET devices and method of forming same |
-
2013
- 2013-11-18 US US14/083,164 patent/US9252272B2/en active Active
-
2015
- 2015-12-18 US US14/974,772 patent/US20160111322A1/en not_active Abandoned
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5468657A (en) * | 1994-06-17 | 1995-11-21 | Sharp Microelectronics Technology, Inc. | Nitridation of SIMOX buried oxide |
US20080203491A1 (en) * | 2007-02-28 | 2008-08-28 | Anderson Brent A | Radiation hardened finfet |
US20080224213A1 (en) * | 2007-03-14 | 2008-09-18 | International Business Machines Corporation | Process for making finfet device with body contact and buried oxide junction isolation |
US20130334614A1 (en) * | 2012-06-14 | 2013-12-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structure and method for finfet device |
US20140027816A1 (en) * | 2012-07-27 | 2014-01-30 | Stephen M. Cea | High mobility strained channels for fin-based transistors |
US20140327090A1 (en) * | 2012-09-27 | 2014-11-06 | Globalfoundries Inc. | Finfet device with an etch stop layer positioned between a gate structure and a local isolation material |
US20150048453A1 (en) * | 2013-07-03 | 2015-02-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFETs and Methods for Forming the Same |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9647123B1 (en) | 2016-10-14 | 2017-05-09 | International Business Machines Corporation | Self-aligned sigma extension regions for vertical transistors |
US11088265B2 (en) * | 2017-07-27 | 2021-08-10 | Semiconductor Manufacturing International (Shanghai) Corporation | Semiconductor structure having a repaired dielectric layer |
Also Published As
Publication number | Publication date |
---|---|
US20150137235A1 (en) | 2015-05-21 |
US9252272B2 (en) | 2016-02-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8685847B2 (en) | Semiconductor device having localized extremely thin silicon on insulator channel region | |
US9450078B1 (en) | Forming punch-through stopper regions in finFET devices | |
US8106456B2 (en) | SOI transistors having an embedded extension region to improve extension resistance and channel strain characteristics | |
CN107958873B (en) | Fin type field effect transistor and forming method thereof | |
US7700446B2 (en) | Virtual body-contacted trigate | |
US6372559B1 (en) | Method for self-aligned vertical double-gate MOSFET | |
US9263549B2 (en) | Fin-FET transistor with punchthrough barrier and leakage protection regions | |
US9660055B2 (en) | Method of manufacturing a semiconductor device with lateral FET cells and field plates | |
US20160111322A1 (en) | Finfet semiconductor device having local buried oxide | |
US20150093868A1 (en) | Integrated circuit devices including finfets and methods of forming the same | |
CN103928327B (en) | Fin formula field effect transistor and forming method thereof | |
US20070138556A1 (en) | Self-aligned planar double-gate process by self-aligned oxidation | |
US8143671B2 (en) | Lateral trench FETs (field effect transistors) | |
JP5184831B2 (en) | Method for forming fin-type transistor | |
US10014406B2 (en) | Semiconductor device and method of forming the same | |
US9520397B2 (en) | Abrupt source/drain junction formation using a diffusion facilitation layer | |
KR100618827B1 (en) | Semiconductor device comprising FinFET and fabricating method thereof | |
US9590101B2 (en) | FinFET with multiple dislocation planes and method for forming the same | |
US9337269B2 (en) | Buried-channel FinFET device and method | |
US8610233B2 (en) | Hybrid MOSFET structure having drain side schottky junction | |
KR101129835B1 (en) | Semiconductor Device And Method for Manufacturing the same | |
US10170315B2 (en) | Semiconductor device having local buried oxide | |
KR100506455B1 (en) | A method for forming a semiconductor device | |
KR100546125B1 (en) | Method of forming a semiconductor device | |
TW202335292A (en) | Transistor structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIU, YANXIANG;CHI, MIN-HWA;REEL/FRAME:037332/0607 Effective date: 20131118 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: ALSEPHINA INNOVATIONS INC., CANADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049709/0871 Effective date: 20181126 |
|
AS | Assignment |
Owner name: WOLLOCHET SOLUTIONS LLC, DELAWARE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ALSEPHINA INNOVATIONS INC.;REEL/FRAME:060210/0144 Effective date: 20220414 |