US20160093555A1 - Method of manufacturing a semiconductor integrated circuit device - Google Patents
Method of manufacturing a semiconductor integrated circuit device Download PDFInfo
- Publication number
- US20160093555A1 US20160093555A1 US14/962,556 US201514962556A US2016093555A1 US 20160093555 A1 US20160093555 A1 US 20160093555A1 US 201514962556 A US201514962556 A US 201514962556A US 2016093555 A1 US2016093555 A1 US 2016093555A1
- Authority
- US
- United States
- Prior art keywords
- integrated circuit
- wafer
- manufacturing
- circuit device
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 260
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 170
- 238000000034 method Methods 0.000 claims abstract description 299
- 230000008569 process Effects 0.000 claims abstract description 286
- 229910052751 metal Inorganic materials 0.000 claims description 115
- 239000002184 metal Substances 0.000 claims description 115
- 230000004888 barrier function Effects 0.000 claims description 53
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 32
- 229910052802 copper Inorganic materials 0.000 claims description 32
- 239000010949 copper Substances 0.000 claims description 32
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims description 22
- 238000005530 etching Methods 0.000 claims description 13
- 229910052759 nickel Inorganic materials 0.000 claims description 13
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 7
- 239000010936 titanium Substances 0.000 claims description 7
- 229910052719 titanium Inorganic materials 0.000 claims description 7
- 150000004767 nitrides Chemical class 0.000 claims 2
- 239000000758 substrate Substances 0.000 abstract description 57
- 238000005516 engineering process Methods 0.000 abstract description 13
- 230000015556 catabolic process Effects 0.000 abstract description 7
- 230000007547 defect Effects 0.000 abstract description 4
- 230000015572 biosynthetic process Effects 0.000 description 85
- 230000004048 modification Effects 0.000 description 58
- 238000012986 modification Methods 0.000 description 58
- 239000010410 layer Substances 0.000 description 40
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 39
- 238000012360 testing method Methods 0.000 description 39
- 229910052814 silicon oxide Inorganic materials 0.000 description 34
- 238000011049 filling Methods 0.000 description 32
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 28
- 229920005591 polysilicon Polymers 0.000 description 28
- 239000011229 interlayer Substances 0.000 description 20
- 238000000059 patterning Methods 0.000 description 19
- 238000004544 sputter deposition Methods 0.000 description 17
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 16
- 229910052710 silicon Inorganic materials 0.000 description 16
- 239000010703 silicon Substances 0.000 description 16
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 14
- 239000000523 sample Substances 0.000 description 14
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 14
- 229910052721 tungsten Inorganic materials 0.000 description 14
- 239000010937 tungsten Substances 0.000 description 14
- 229910021332 silicide Inorganic materials 0.000 description 13
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 12
- 238000004380 ashing Methods 0.000 description 11
- 238000001312 dry etching Methods 0.000 description 11
- 229910000679 solder Inorganic materials 0.000 description 11
- 238000001459 lithography Methods 0.000 description 10
- 239000011521 glass Substances 0.000 description 9
- 238000002161 passivation Methods 0.000 description 9
- 229910045601 alloy Inorganic materials 0.000 description 8
- 239000000956 alloy Substances 0.000 description 8
- 230000006872 improvement Effects 0.000 description 8
- 239000000463 material Substances 0.000 description 8
- 238000012545 processing Methods 0.000 description 7
- 229910052581 Si3N4 Inorganic materials 0.000 description 6
- 238000009713 electroplating Methods 0.000 description 6
- 239000012535 impurity Substances 0.000 description 6
- UPSOBXZLFLJAKK-UHFFFAOYSA-N ozone;tetraethyl silicate Chemical compound [O-][O+]=O.CCO[Si](OCC)(OCC)OCC UPSOBXZLFLJAKK-UHFFFAOYSA-N 0.000 description 6
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 6
- 229910052782 aluminium Inorganic materials 0.000 description 5
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 5
- 238000000227 grinding Methods 0.000 description 5
- 238000002513 implantation Methods 0.000 description 4
- 238000005468 ion implantation Methods 0.000 description 4
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 4
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 3
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 3
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 3
- 239000012790 adhesive layer Substances 0.000 description 3
- 230000009977 dual effect Effects 0.000 description 3
- 238000010894 electron beam technology Methods 0.000 description 3
- 230000012447 hatching Effects 0.000 description 3
- 230000000149 penetrating effect Effects 0.000 description 3
- 229910052698 phosphorus Inorganic materials 0.000 description 3
- 239000011574 phosphorus Substances 0.000 description 3
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Substances [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 3
- 239000011347 resin Substances 0.000 description 3
- 229920005989 resin Polymers 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- 229910052709 silver Inorganic materials 0.000 description 3
- 239000004332 silver Substances 0.000 description 3
- 238000009966 trimming Methods 0.000 description 3
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 2
- 239000004642 Polyimide Substances 0.000 description 2
- 229910052796 boron Inorganic materials 0.000 description 2
- 239000005380 borophosphosilicate glass Substances 0.000 description 2
- 229910017052 cobalt Inorganic materials 0.000 description 2
- 239000010941 cobalt Substances 0.000 description 2
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 2
- 230000000295 complement effect Effects 0.000 description 2
- 239000002131 composite material Substances 0.000 description 2
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- NBVXSUQYWXRMNV-UHFFFAOYSA-N fluoromethane Chemical compound FC NBVXSUQYWXRMNV-UHFFFAOYSA-N 0.000 description 2
- 229910052736 halogen Inorganic materials 0.000 description 2
- 150000002367 halogens Chemical class 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 229910021334 nickel silicide Inorganic materials 0.000 description 2
- RUFLMLWJRZAWLJ-UHFFFAOYSA-N nickel silicide Chemical compound [Ni]=[Si]=[Ni] RUFLMLWJRZAWLJ-UHFFFAOYSA-N 0.000 description 2
- PEUPIGGLJVUNEU-UHFFFAOYSA-N nickel silicon Chemical compound [Si].[Ni] PEUPIGGLJVUNEU-UHFFFAOYSA-N 0.000 description 2
- 230000006911 nucleation Effects 0.000 description 2
- 238000010899 nucleation Methods 0.000 description 2
- 229910052697 platinum Inorganic materials 0.000 description 2
- 229920001721 polyimide Polymers 0.000 description 2
- 230000000153 supplemental effect Effects 0.000 description 2
- MNWRORMXBIWXCI-UHFFFAOYSA-N tetrakis(dimethylamido)titanium Chemical compound CN(C)[Ti](N(C)C)(N(C)C)N(C)C MNWRORMXBIWXCI-UHFFFAOYSA-N 0.000 description 2
- WQJQOUPTWCFRMM-UHFFFAOYSA-N tungsten disilicide Chemical compound [Si]#[W]#[Si] WQJQOUPTWCFRMM-UHFFFAOYSA-N 0.000 description 2
- 229910021342 tungsten silicide Inorganic materials 0.000 description 2
- 238000001039 wet etching Methods 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- 229910001371 Er alloy Inorganic materials 0.000 description 1
- 229910052691 Erbium Inorganic materials 0.000 description 1
- 241000027294 Fusi Species 0.000 description 1
- 229910000990 Ni alloy Inorganic materials 0.000 description 1
- 229910001252 Pd alloy Inorganic materials 0.000 description 1
- 229910001260 Pt alloy Inorganic materials 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- 229910000756 V alloy Inorganic materials 0.000 description 1
- 229910000821 Yb alloy Inorganic materials 0.000 description 1
- 229910052769 Ytterbium Inorganic materials 0.000 description 1
- QCEUXSAXTBNJGO-UHFFFAOYSA-N [Ag].[Sn] Chemical compound [Ag].[Sn] QCEUXSAXTBNJGO-UHFFFAOYSA-N 0.000 description 1
- 230000002159 abnormal effect Effects 0.000 description 1
- 239000000654 additive Substances 0.000 description 1
- 230000000996 additive effect Effects 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 239000000356 contaminant Substances 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- KUNSUQLRTQLHQQ-UHFFFAOYSA-N copper tin Chemical compound [Cu].[Sn] KUNSUQLRTQLHQQ-UHFFFAOYSA-N 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- VJDVOZLYDLHLSM-UHFFFAOYSA-N diethylazanide;titanium(4+) Chemical compound [Ti+4].CC[N-]CC.CC[N-]CC.CC[N-]CC.CC[N-]CC VJDVOZLYDLHLSM-UHFFFAOYSA-N 0.000 description 1
- 229940104869 fluorosilicate Drugs 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000001678 irradiating effect Effects 0.000 description 1
- 238000011068 loading method Methods 0.000 description 1
- 238000002156 mixing Methods 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 239000011148 porous material Substances 0.000 description 1
- 239000002243 precursor Substances 0.000 description 1
- 239000002994 raw material Substances 0.000 description 1
- 230000001603 reducing effect Effects 0.000 description 1
- 239000005368 silicate glass Substances 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 229910021341 titanium silicide Inorganic materials 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- 229910052720 vanadium Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/486—Via connections through the substrate with or without pins
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/7685—Barrier, adhesion or liner layers the layer covering a conductive structure
- H01L21/76852—Barrier, adhesion or liner layers the layer covering a conductive structure the layer also covering the sidewalls of the conductive structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/10—Measuring as part of the manufacturing process
- H01L22/14—Measuring as part of the manufacturing process for electrical parameters, e.g. resistance, deep-levels, CV, diffusions by electrical means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
- H01L23/53238—Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/6834—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used to protect an active side of a device or wafer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/034—Manufacturing methods by blanket deposition of the material of the bonding area
- H01L2224/03444—Manufacturing methods by blanket deposition of the material of the bonding area in gaseous form
- H01L2224/0345—Physical vapour deposition [PVD], e.g. evaporation, or sputtering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/036—Manufacturing methods by patterning a pre-deposited material
- H01L2224/0361—Physical or chemical etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0502—Disposition
- H01L2224/05025—Disposition the internal layer being disposed on a via connection of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05166—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05567—Disposition the external layer being at least partially embedded in the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05568—Disposition the whole external layer protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/0557—Disposition the external layer being disposed on a via connection of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05575—Plural external layers
- H01L2224/0558—Plural external layers being stacked
- H01L2224/05583—Three-layer coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05655—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0618—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/06181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/114—Manufacturing methods by blanket deposition of the material of the bump connector
- H01L2224/1146—Plating
- H01L2224/11462—Electroplating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13022—Disposition the bump connector being at least partially embedded in the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13075—Plural core members
- H01L2224/1308—Plural core members being stacked
- H01L2224/13083—Three-layer arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13155—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16237—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area disposed in a recess of the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16238—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area protruding from the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81192—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
- H01L2224/81815—Reflow soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
- H01L2225/06544—Design considerations for via connections, e.g. geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/03—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1203—Rectifying Diode
- H01L2924/12032—Schottky diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
Definitions
- the present invention relates to a method of manufacturing a semiconductor integrated circuit device (or a semiconductor device), in particularly, to a technology effective when applied to a through via technology, that is, TSV (Through Silicon Via) technology.
- TSV Through Silicon Via
- Patent Document 1 Japanese Patent Laid-Open No. 2009-43779 (Patent Document 1) or U.S. Pat. No. 7,932,602 (Patent Document 2) corresponding thereto discloses a technology of forming a tungsten-based through electrode penetrating through a buried silicon oxide film, which has been buried in advance in a surface region of a silicon substrate, and a premetal insulating film on the buried silicon oxide film and reaching the lower surface thereof.
- the TSV technology disclosed in this document belongs to a via first process, that is, a process of forming a through via after formation of a premetal insulating film.
- Patent Document 3 discloses a technology of forming a through electrode penetrating through a silicon substrate from the back surface side thereof and reaching the lower surface of a metal pad.
- the TSV technology disclosed in this document belongs to a so-called “back via type via last” process.
- Patent Document 1 Japanese Patent Laid-Open No. 2009-43779
- Patent Document 2 U.S. Pat. No. 7,932,602
- Patent Document 3 Japanese Patent Laid-Open No. 2010-186870
- the TSV technology has been used popular as a technology of stacking a plurality of semiconductor chips and the like. It has however been elucidated by the present inventors that when TSV is formed using a so-called via first process, via middle process, front via type via last process, or the like, there is a possibility of defects such as gate breakdown occurring due to electrostatic breakdown in the subsequent process.
- a through via electrode is formed by making a hole in a semiconductor substrate, forming an insulating member in the hole, and then burying a conductive member in the hole as the through via electrode while covering the hole except for the bottom portion with the insulating member.
- FIG. 1 is a top view (at the time of completion of burying and planarization of a through via electrode) showing a partial region on a wafer for describing the outline (mainly, a via middle process) of a method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention (including a modification example);
- FIG. 2 is a cross-sectional view of the wafer corresponding to an X-X′ cross-section of FIG. 1 ;
- FIG. 3 is a process block flow chart showing the outline of the major part of a through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention (including a modification example);
- FIG. 4 is a schematic cross-sectional view (at the time of completion of burying of a tungsten plug) showing a region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for locally describing a process (a via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 5 is a schematic cross-sectional view (a step of patterning a through via forming resist film) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 6 is a schematic cross-sectional view (a step of forming a through via) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 7 is a schematic cross-sectional view (a step of forming a first-level wiring interlayer insulating film and a through-via liner insulating film) showing the region R 1 of the wafer at the peripheries of MISFET and through via cut out from FIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 8 is a schematic cross-sectional view (a step of patterning a through-via bottom insulating film forming resist film) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 9 is a schematic cross-sectional view (a step of removing the through-via bottom insulating film) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 10 is a schematic cross-sectional view (a step of forming a through-via barrier metal film) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 11 is a schematic cross-sectional view (a step of burying and planarizing a through via main metal electrode) showing the region R 1 of the wafer at the peripheries of the MTSFET and through via cut out from FIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 12 is a schematic cross-sectional view (a step of patterning a first-level wiring trench forming resist film) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 13 is a schematic cross-sectional view (a step of forming a first-level wiring trench) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 14 is a schematic cross-sectional view (a step of forming a first-level wiring barrier metal film) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 15 is a schematic cross-sectional view (a step of burying and planarizing a through via electrode) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for locally describing the process (the via middle process) until completion of the filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 16 is a schematic cross-sectional view (at the time of completion of a FEOL step, that is, a view corresponding to FIG. 4 ) of the entire wafer for globally describing a process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 17 is a schematic cross-sectional view (a first-level buried wiring forming step) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention
- FIG. 18 is a schematic cross-sectional view (a probe test step of a wafer on a pad) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 19 is a schematic cross-sectional view (a probe test step of a wafer on a bump) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 20 is a schematic cross-sectional view (a wafer edge trimming step) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention
- FIG. 21 is a schematic cross-sectional view (a glass support plate attaching step) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention
- FIG. 22 is a schematic cross-sectional view (a back grinding step) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention
- FIG. 23 is a schematic cross-sectional view (a back etching step) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention
- FIG. 24 is a schematic cross-sectional view (a step of forming a backside insulating film and a backside pad) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 25 is a schematic cross-sectional view (a step of mounting on a dicing tape and removing the glass support plate) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 26 is a schematic cross-sectional view (a step of dicing and die bonding onto another chip) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 27 is a schematic cross-sectional view (a step of die bonding onto a wiring substrate) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention
- FIG. 28 is a schematic circuit diagram in a chip region of a wafer for providing a supplementary description on a wafer probe test in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention
- FIG. 29 is a schematic cross-sectional view of the wafer at the periphery of the through via for providing a supplementary description on a PVC (Positive Voltage Contrast) test in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention
- FIG. 30 is a schematic cross-sectional view of the wafer at the periphery of the through via for providing a supplemental description on a NVC (Negative Voltage Contrast) test in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- NVC Negative Voltage Contrast
- FIG. 31 is a schematic cross-sectional view (a step of introducing a through-via bottom heavily-doped region) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 and corresponding to FIG. 9 for providing a supplementary description on improvement in contact resistance at the via bottom in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 32 is a schematic cross-sectional view (a step of introducing a through-via bottom silicide layer) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 and corresponding to FIG. 9 for providing a supplementary description on improvement in contact resistance at the via bottom in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 33 is a schematic cross-sectional view (a step of burying and planarizing a through via electrode) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 and corresponding to FIG. 15 for providing a supplementary description on improvement in contact resistance at the via bottom in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 34 is a schematic cross-sectional view (at the time of completion of an uppermost-level buried wiring forming step) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing a modification example (a via last process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 35 is a schematic cross-sectional view (a step of patterning a through via forming resist film) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing the modification example (a via last process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 36 is a schematic cross-sectional view (a step of forming a through via) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing the modification example (a via last process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 37 is a schematic cross-sectional view (a step of forming a through-via liner insulating film and a through-via barrier metal film) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing the modification example (a via last process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 38 is a schematic cross-sectional view (a step of burying and planarizing a through via electrode) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing the modification example (a via last process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 39 is a schematic cross-sectional view (a final passivation step) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing the modification example (a via last process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 40 is a schematic cross-sectional view (a step of forming a through via) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing a modification example (a via first-polysilicon process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 41 is a schematic cross-sectional view (a step of forming a through-via liner insulating film and etching) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing the modification example (the via first-polysilicon process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 42 is a schematic cross-sectional view (a step of burying and planarizing a through via electrode) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing the modification example (the via first-polysilicon process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 43 is a schematic cross-sectional view (a step of forming a gate insulating film) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing the modification example (the via first-polysilicon process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 44 is a schematic cross-sectional view (a gate insulating film etching step) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing the modification example (the via first-polysilicon process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 45 is a schematic cross-sectional view (a gate electrode film forming step) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing the modification example (the via first-polysilicon process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 46 is a schematic cross-sectional view (a step of processing the gate electrode film) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing the modification example (the via first polysilicon process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 47 is a schematic cross-sectional view (a through via forming step) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing a modification example (a via first contact process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 48 is a schematic cross-sectional view (a step of forming a through-via liner insulating film) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing the modification example (the via first contact process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 49 is a schematic cross-sectional view (a step of removing the through-via bottom insulating film) showing the region R 1 of the wafer at the peripheries of MISFET and through via cut out from FIG. 2 for describing the modification example (the via first contact process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 50 is a schematic cross-sectional view (a step of forming a through-via barrier metal film) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing the modification example (the via first contact process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 51 is a schematic cross-sectional view (a step of burying and planarizing a through via electrode) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing the modification example (a via first contact process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 52 is a schematic cross-sectional view (a step of forming a contact hole) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing the modification example (the via first contact process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention;
- FIG. 53 is a schematic cross-sectional view (a step of forming a metal-plug barrier metal film) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing the modification example (a via first contact process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 54 is a schematic cross-sectional view (a step of burying and planarizing a conductive plug) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing the modification example (the via first contact process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- a method of manufacturing a semiconductor integrated circuit device including the steps of: (a) preparing a semiconductor wafer having a device main surface and back surface; (b) forming, from the device main surface of the semiconductor wafer to a semiconductor surface region of the semiconductor wafer, a plurality of holes reaching the inside thereof; (c) forming an insulating film on the inner surface of the holes; and (d) after the step (c), burying a conductive member in the holes while covering, with the insulating film, the inner surface of the holes except for the bottom portion thereof, and thereby forming a plurality of through via electrodes.
- semiconductor device or “semiconductor integrated circuit device” means mainly various transistor (active element) units, devices having, with the transistor units as a main component, resistors, capacitors, and the like integrated on a semiconductor chip or the like (for example, a single crystal silicon substrate), and packaged semiconductor chips.
- transistors may include MISFET (metal insulator semiconductor field effect transistor) typified by MOSFET (metal oxide semiconductor field effect transistor).
- typical examples of the integrated circuit constitution may include CMIS (complementary metal insulator semiconductor) type integrated circuits typified by CMOS (complementary metal oxide semiconductor) type integrated circuits having an N channel type MISFET and a P channel type MISFET in combination.
- CMIS complementary metal insulator semiconductor
- CMOS complementary metal oxide semiconductor
- the wafer process of recent semiconductor integrated circuit devices can usually be classified into two steps.
- First one is a FEOL (front end of line) step from the loading of a silicon wafer as a raw material to a premetal step (a step including the formation of an interlayer insulating film between a lower edge of an M1 wiring layer and a gate electrode structure, the formation of a contact hole, the burying of tungsten plug, and the like).
- the second one is a BEOL (back end of line) step from the formation of the M1 wiring layer to the formation of a pad opening for a final passivation film on an aluminum-based pad electrode (in a wafer level package process, the process is also included).
- X made of A or the like
- a component other than A is not excluded from main constituting elements unless otherwise specifically indicated or principally apparent from the context it is not.
- the above sentence means “X containing A as a main component”.
- silicon member or the like means not only a member made of pure silicon but also a member containing a SiGe alloy, another multielement alloy having silicon as a main component, or an additive.
- silicon oxide film refers to not only an insulating film made of relatively pure undoped silicon oxide (Undoped Silicon Dioxide) but also other insulating films having silicon oxide as a main component.
- the silicon oxide film include impurity-doped silicon oxide-based insulating films such as TEOS-based silicon oxide, PSG (phosphorus silicate glass), and BPSG (borophosphosilicate glass) films.
- thermally oxidized films, CVD oxidized films, films obtained by the method of application such as SOG (spin on glass) and NCS (nano-clustering silica) films are also embraced in the silicon oxide films or silicon oxide-based insulating films.
- low-k insulating films such as FSG (fluorosilicate glass), SiOC (silicon oxycarbide), carbon-doped silicon oxide, and OSG (organosilicate glass) films are also embraced in the silicon oxide films or silicon oxide-based insulating films.
- silica-based low-k insulating films obtained by introducing pores in members similar to them are also embraced in the silicon oxide films or silicon oxide-based insulating films.
- silicon-based insulating films ordinarily used in the semiconductor field like silicon oxide-based insulating films are silicon nitride-based insulating films.
- Materials which belong to such a group include SiN, SiCN, SiNH, and SiCNH.
- SiN, SiCN, SiNH, and SiCNH are silicon nitride-based insulating films.
- SiC has properties similar to those of SiN, but SiON tends to be classified rather into a silicon oxide-based insulation film.
- Silicon nitride films are not only greatly used as an etch stop film in SAC (self-aligned contact) technology, that is, as CESL (contact etch-stop layer) but also used as a stress applying film in SMT (stress memorization technique).
- nickel silicide typically refers to nickel monosilicide, but it includes not only relatively pure one but also an alloy, a mixed crystal, or the like each containing nickel monosilicide as a main component.
- silicide is not limited to nickel silicide but may be conventionally used cobalt silicide, titanium silicide, tungsten silicide, or the like.
- Ni (nickel) film As a metal film for silicidation, not only a Ni (nickel) film, but also a nickel alloy film such as a Ni—Pt alloy film (alloy film of Ni and Pt), a Ni—V alloy film (alloy film of Ni and V), a Ni—Pd alloy film (alloy film of Ni and Pd), a Ni—Yb alloy film (alloy film of Ni and Yb), or a Ni—Er alloy film (alloy film of Ni and Er) can be used.
- nickel-based silicide such as a Ni—Pt alloy film (alloy film of Ni and Pt), a Ni—V alloy film (alloy film of Ni and V), a Ni—Pd alloy film (alloy film of Ni and Pd), a Ni—Yb alloy film (alloy film of Ni and Yb), or a Ni—Er alloy film (alloy film of Ni and Er)
- the number or amount may be greater than or less than the specific number or amount unless otherwise specifically indicated, limited to the specific number or amount theoretically, or apparent from the context that it is not.
- wafer means a single crystal silicon wafer over which a semiconductor integrated circuit device (also semiconductor device or an electronic device) is to be formed, but it is needless to say that it embraces an epitaxial wafer and a composite wafer of a semiconductor layer and an insulating substrate such as SOI substrate or LCD glass substrate.
- a process of forming TSV mainly during a FEOL step is called “via first process”
- a process of forming TSV mainly during a BEOL step is called “via middle process”
- a process of forming TSV mainly after the BEOL step but before stacking is called “after stack process”.
- the classification of the formation process of TSV is as follows, which almost corresponds to the above-mentioned one. First, the process is classified roughly into “via first process”, “via middle process”, “via last process”, and “after stack process”, according to the TSV formation timing.
- a through via such as TSV is formed prior to the formation of a first-level wiring interlayer insulating film; in the via middle process, a through via is formed after completion of a premetal region but prior to the completion of uppermost-level wiring layers except for a pad layer; in the via last process, a through via is formed thereafter but prior to stacking; and in the after stacking process, a through via is formed after stacking.
- a through via formed from the surface side of a wafer is called “front via”, while a through via formed from the back side of a wafer is called “back via”.
- via first polysilicon process the via first process using polysilicon or the like as a main filling member of a through via is called “via first polysilicon process”, while the via first process using tungsten as a filling member similar to that of a contact hole is called “via first contact process”.
- TSV through via
- through via electrode through via electrode
- first When two are in an alternative relationship and one is called “first” or the like and the other one is called “second” or the like, they may be made to correspond based on a typical embodiment. It is however needless to say that when a certain member is called, for example, “first” one, it is not limited to this choice.
- This section will describe mainly a via middle process, which is employed in Sections 2 to 6, but it is needless to say that this section can be applied to a via last process or a via first process.
- the depth of a through via (for example, about 50 ⁇ m and usually within a range of from about 10 to 100 ⁇ m) is usually much deeper than the depth of an impurity doped region such as wells (usually in a submicron order) so that in the accompanying drawings, the impurity doped region is omitted in principle unless it is necessary.
- an impurity doped region such as wells (usually in a submicron order) so that in the accompanying drawings, the impurity doped region is omitted in principle unless it is necessary.
- a structure at the periphery of a gate such as sidewall is also omitted from the drawings.
- FIG. 1 is a top view (at the time of completion of burying and planarization of a through via electrode) showing a partial region on a wafer for describing the outline (mainly, via middle process) of a method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention (including a modification example).
- FIG. 2 is a cross-sectional view of the wafer corresponding to an X-X′ cross-section of FIG. 1 .
- FIG. 3 is a process block flow chart showing the outline of the major part of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention (including a modification example). Based on these drawings, the outline (mainly, a via middle process) of the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention will be described.
- FIG. 1 shows the top view of a portion (a region having a through via and the periphery thereof) of a chip region 2 of a wafer 1 at the time of completion of a major wafer processing treatment in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment.
- On the right side of FIG. 1 there appear upper end portions of a plurality of substantially circular through via electrodes 9 .
- On the left side on the other hand, there appears a plurality of first-level buried wirings 8 .
- the other portion is a first-level wiring interlayer insulating film 12 made of, for example, a silicon oxide-based insulating film.
- the through via electrode 9 (which has not yet been completed as a through via) is comprised of a through-via main metal electrode 9 a made of, for example, a copper member and a through-via barrier metal film 9 b made of, for example, titanium nitride.
- the first-level buried wiring 8 is comprised of a first-level copper wiring film 8 a made of, for example, a copper member and a first-level wiring barrier metal film 8 b made of, for example, titanium nitride.
- the semiconductor wafer 1 (having a thickness of, for example, about 700 ⁇ m) has, on a surface 1 a (device surface or first main surface) of a semiconductor substrate portion is (P-type single crystal silicon substrate) (that is, on the side opposite to a back surface 1 b ), an N-channel MISFET (Qn) and a P-channel MISFET (Qp) which are isolated from each other by an STI region 3 or the like.
- the N channel MISFET (Qn) and P channel MISFET (Qp) each have a gate electrode 5 (for example, a gate polysilicon film) provided via a gate insulating film 4 .
- a P well region WP provided in a semiconductor region on the surface 1 a side of the semiconductor substrate portion Is has, in the surface thereof, an N type source drain region DN of the N channel MTSFET (Qn).
- an N well region WN provided in the semiconductor region on the surface 1 a side of the semiconductor substrate portion is has, in the surface thereof, a P type source drain region DP of the P channel MISFET (Qp).
- the semiconductor substrate portion is has, in the surface 1 a thereof, a premetal insulating film 6 (having a thickness of, for example, about 300 nm) and it is comprised of, for example, a main premetal insulating film 6 a as a lower layer and a cap-layer premetal insulating film 6 b as an upper layer.
- the main premetal insulating film 6 a is comprised of, for example, a relatively thin silicon nitride-based insulating film (for example, a silicon nitride film) as a lower layer and a relatively thick silicon oxide-based insulating film (for example, an ozone TEOS-based silicon oxide film) as an upper layer.
- the cap-layer premetal insulating film 6 b is comprised of, for example, a silicon oxide-based insulating film (for example, a plasma TEOS-based silicon oxide film).
- the premetal insulating film 6 has a conductive plug 7 buried therein and this conductive plug penetrates through this insulating film and reaches the gate electrode 5 , the N type source drain region DN, the P type source drain region DP, and the like.
- the conductive plug 7 is comprised of a main metal plug 7 a (for example, a tungsten plug), a metal plug barrier metal film 7 b (for example, a titanium nitride film), and the like.
- the premetal insulating film 6 has thereon a first-level wiring interlayer insulating film 12 (an ozone TEOS-based silicon oxide film having a thickness of, for example, about 200 nm) and this first-level wiring interlayer insulating film has therein the first-level buried wiring 8 coupled to the conductive plug 7 and the like.
- a first-level wiring interlayer insulating film 12 an ozone TEOS-based silicon oxide film having a thickness of, for example, about 200 nm
- the premetal insulating film 6 has therein a plurality of through vias 16 which penetrate therethrough and reach the inside of the semiconductor substrate portion is. These through vias have, buried therein, the through via electrode 9 via a through-via liner insulating film 11 .
- the through-via liner insulating film 11 is of the same layer as the first-level wiring interlayer insulating film 12 and they are formed simultaneously, which is however not an essential requirement.
- the through via 16 is comprised of, for example, the through via main metal electrode 9 a (for example, a metal member having copper as a main component) as an inner layer and the through-via barrier metal film 9 b (for example, a titanium nitride film) as side and bottom layers.
- the through via electrodes 9 is electrically coupled to at least one of the gate electrodes 5 via a gate electrode—through via electrode wiring 14 .
- the gate electrode—through via electrode wiring 14 is comprised of the gate electrode 5 , wirings of each layer, or combination thereof.
- the through via 16 does not have, at the via bottom portion 16 b thereof, the through-via liner insulating film 11 so that the through via electrode 9 and the semiconductor substrate portion is (P type single-crystal silicon substrate) are substantially electrically coupled to each other (ohmic contact or Schottkey junction) to prevent occurrence of a large potential difference.
- the through via 16 is therefore as if grounded to the semiconductor substrate portion Is, making it possible to prevent occurrence of gate breakdown or the like which will otherwise occur by undesired charging-up of the through via 16 .
- FIG. 3 the outline of the manufacturing method for actualizing such a structure will be shown in FIG. 3 (refer to FIG. 2 ).
- the following is the outline of the manufacturing method.
- (1) Form in a semiconductor surface region a plurality of holes extending from the surface 1 a side of the wafer 1 to the inside thereof.
- (2) Then, form an insulating film on the inner surface of the holes.
- (3) After the step (2), bury a conductive member in the holes while covering the inner surface of the holes except for the bottom portion with the insulating film (in other words, without covering at least a portion of the bottom) to form a plurality of through via electrodes.
- all the through via electrodes 9 and the semiconductor substrate portion Is are substantially electrically coupled to each other during from the starting of burying of the conductive member in the through vias until removal of the bottom portion of the through vias by back grinding (thinning of the wafer).
- each element process may be modified.
- Each element process is not essential unless specified that it is essential or unless it is obviously essential. This will also apply to each element shown in Section 3. Needless to say, additional elements shown in Section 3 to Section 6 are not essential but arbitral.
- FIG. 4 is a schematic cross-sectional view (at the time of completion of burying of a tungsten plug) showing a region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for locally describing a process (a via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 5 is a schematic cross-sectional view (a step of patterning a through via forming resist film) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG.
- FIG. 6 is a schematic cross-sectional view (a step of forming a through via) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 6 is a schematic cross-sectional view (a step of forming a through via) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 7 is a schematic cross-sectional view (a step of forming a first-level wiring interlayer insulating film and a through-via liner insulating film) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 8 is a schematic cross-sectional view (a step of patterning a resist film for removing a through-via bottom insulating film) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG.
- FIG. 9 is a schematic cross-sectional view (a step of removing the through-via bottom insulating film) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 9 is a schematic cross-sectional view (a step of removing the through-via bottom insulating film) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 10 is a schematic cross-sectional view (a step of forming a through-via barrier metal film) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 11 is a schematic cross-sectional view (a step of burying and planarizing a through via main metal electrode) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG.
- FIG. 12 is a schematic cross-sectional view (a step of patterning a first-level wiring trench forming resist film) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 12 is a schematic cross-sectional view (a step of patterning a first-level wiring trench forming resist film) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 12 is a schematic cross-sectional view (a step of patterning a first-level wiring trench forming resist film) showing the region R 1 of the wafer at the peripheries of
- FIG. 13 is a schematic cross-sectional view (a step of forming a first-level wiring trench) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 14 is a schematic cross-sectional view (a step of forming a first-level wiring barrier metal film) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG.
- FIG. 15 is a schematic cross-sectional view (a step of burying and planarizing a through via electrode) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention. Based on them, a local description will be made on the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 4 The device cross-sectional structure at the time of completion of a premetal step, for example, according to a typical CMIS process is shown in FIG. 4 .
- an impurity-doped region in the semiconductor substrate is omitted in principle in order to avoid complicating the drawings.
- a through via forming resist film 15 (having a thickness of, for example, 5 ⁇ m) is formed almost all over the surface of the wafer 1 on the device surface 1 a side, followed by patterning, for example, by typical lithography.
- anisotropic dry etching is conducted to form through vias 16 having a substantially circular planar shape (having a top diameter of about 10 ⁇ m and a depth of about 50 ⁇ m).
- a plurality of holes (through vias 16 ) reaching the inside of the semiconductor surface region of the semiconductor wafer is formed.
- the resist film which becomes unnecessary is then removed, for example, by ashing.
- An inner side surface 16 i of the through via 16 may be perpendicular or slightly tapered toward the bottom.
- a silicon oxide-based insulating film (for example, an ozone TEOS film having a thickness of, for example, about 200 nm) is formed, for example, by CVD almost all over the surface of the wafer 1 on the device surface 1 a side to form a through-via liner insulating film 11 and a first-level wiring interlayer insulating film 12 .
- a through-via bottom insulating film removing resist film 17 (having a thickness of, for example, about 1 ⁇ m) is formed, followed by patterning, for example, by typical lithography.
- anisotropic dry etching is conducted to remove the insulating film from a through-via bottom 16 b . Then, the resist film which becomes unnecessary is removed, for example, by ashing.
- a titanium nitride film (having a thickness of for example about 30 nm) is formed as a through-via barrier metal film 9 b almost all over the surface of the wafer 1 on the device surface side 1 a , for example, by using MOCVD (Metal Organic CVD) or sputtering (for example, ionized sputtering).
- MOCVD Metal Organic CVD
- sputtering for example, ionized sputtering
- a precursor include TDMAT (tetrakis(dimethylamino)titanium) and TDEAT (tetrakis(diethylamino)titanium), which will also apply similarly to MOCVD described below.
- Film formation by using sputtering has the merit of excluding mixing of carbon, while MOCVD has the merit of forming a more uniform film even in a deep hole.
- a copper seed film is formed all over the surface (including the inner surface of the through via 16 ) of the wafer 1 on the device surface 1 a side and on the through-via barrier metal film 9 b , for example, by using sputtering (for example, ionized sputtering).
- electroplating is conducted with the copper seed film as a seed layer to form a copper film (including a seed film) all over the surface (including the inner surface of the through via 16 ) of the wafer 1 on the device surface 1 a side so as to fill the through via 16 therewith.
- Metal CMP is then conducted to remove the copper film and the through-via barrier metal film 9 b outside the through via 16 to form a through via electrode 9 comprised of a through via main metal electrode 9 a (copper film) and the through-via barrier metal film 9 b .
- a plurality of through via electrodes is formed by forming an insulating film on the inner surface of a plurality of holes and filling the holes with a conductive member while covering the inner surface of the holes except for the bottom portion thereof. It is to be noted that at least one of the through via electrodes is electrically coupled to a gate electrode in any of the steps.
- a first-level wiring trench forming resist film 18 (having a thickness of, for example, 1 ⁇ m) is formed all over the surface of the wafer 1 on the device surface 1 a side, followed by patterning, for example, by typical lithography.
- anisotropic dry etching is conducted to form a first-level wiring trench 47 .
- the resist film which becomes unnecessary is removed, for example, by ashing.
- a titanium nitride film (having a thickness of, for example, about 10 nm) is formed as a first-level wiring barrier metal film 8 b almost all over the surface (including the inner surface of the first-level wiring trench 47 ) of the wafer 1 on the device surface 1 a side for example, by sputtering.
- a copper seed film is formed all over the surface (including the inner surface of the first-level wiring trench 47 ) of the wafer 1 on the device surface 1 a side, for example, by using sputtering.
- electroplating is conducted to form a film to fill the first-level wiring trench 47 therewith.
- CMP chemical mechanical polishing
- CMP chemical mechanical polishing
- the process in which mainly in the first-level wiring forming step, burying of a first-level wiring and burying of a through via electrode are conducted at different timings has been described above specifically. It is needless to say that the process (simultaneous process) in which burying of a first-level wiring as shown in FIGS. 12 to 15 and burying of a through via electrode are simultaneously conducted may be employed.
- the different timing process has the merit of conducting the process easily, while the simultaneous process has the merit of simplifying process steps.
- a bonding or stacking method of a semiconductor substrate will be described specifically with D2D (Die-to-Die) bonding through B2F (Back-to-Face) bonding as an example, but needless to say, F2F (Face-to-Face) bonding may be employed instead.
- F2F Feace-to-Face
- stacking method needless to say, either W2W (Wafer-to-wafer) stacking or D2W (Die-to-Wafer) stacking may be employed.
- This W2W method embraces a reconfigured wafer obtained by re-arraying known good dies on a wafer or a wafer-like substrate.
- B2F bonding and F2F bonding can be applied to W2W stacking or D2W stacking.
- bonding of substrates is described specifically with solder bonding as one example, but it is needless to say that bonding with a tin-copper intermetallic or bonding with another metal such as copper, silver, or gold may be employed.
- FIG. 16 is a schematic cross-sectional view (at the time of completion of a FEOL step, that is, a view corresponding to FIG. 4 ) of the entire wafer for globally describing a process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 17 is a schematic cross-sectional view (a step of forming a first-level buried wiring) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 16 is a schematic cross-sectional view (at the time of completion of a FEOL step, that is, a view corresponding to FIG. 4 ) of the entire wafer for globally describing a process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 18 is a schematic cross-sectional view (a step of making a probe test of a wafer on a pad) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 19 is a schematic cross-sectional view (a step of making a probe test of a wafer on a bump) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 19 is a schematic cross-sectional view (a step of making a probe test of a wafer on a bump) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 20 is a schematic cross-sectional view (a wafer edge trimming step) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 21 is a schematic cross-sectional view (a glass support plate attaching step) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 22 is a schematic cross-sectional view (a back grinding step) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 21 is a schematic cross-sectional view (a glass support plate attaching step) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 23 is a schematic cross-sectional view (a back etching step) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 24 is a schematic cross-sectional view (a step of forming a backside insulating film and a backside pad) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 24 is a schematic cross-sectional view (a step of forming a backside insulating film and a backside pad) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 25 is a schematic cross-sectional view (a step of mounting on a dicing tape and removing the glass support plate) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 26 is a schematic cross-sectional view (a step of dicing and die bonding onto another chip) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 26 is a schematic cross-sectional view (a step of dicing and die bonding onto another chip) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 27 is a schematic cross-sectional view (a step of die bonding onto a wiring substrate) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention. Based on these drawings, a global description will next be made on the process after completion of an FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 4 is shown as FIG. 16 from a more global viewpoint. From FIG. 16 to FIG. 27 (also, FIG. 28 ), the structure in the semiconductor substrate except for a structure having a direct relationship with the through via and through via electrode is omitted (for example, an impurity-doped region and STI region) in order to avoid complicating the drawings.
- a structure having a direct relationship with the through via and through via electrode is omitted (for example, an impurity-doped region and STI region) in order to avoid complicating the drawings.
- a through via electrode 9 is formed as described above in Section 2. Then, for example, simultaneously with the formation of a first-level buried wiring 8 on a conductive plug 7 , a first-level buried wiring 8 is formed on the through via electrode 9 as needed.
- a multilayer intermediate-level buried wiring 19 (for example, a copper-based buried wiring made by the dual damascene process) buried in an intermediate-level & upper-level interlayer insulating film 21 made mainly of a silicon oxide-based insulating film (for example, a low-k porous SiOC-based silicon oxide film) is formed on a first-level wiring interlayer insulating film 12 as needed.
- a multilayer intermediate-level buried wiring 19 for example, a copper-based buried wiring made by the dual damascene process
- an intermediate-level & upper-level interlayer insulating film 21 made mainly of a silicon oxide-based insulating film (for example, a low-k porous SiOC-based silicon oxide film) is formed on a first-level wiring interlayer insulating film 12 as needed.
- an uppermost-level wiring 22 (an uppermost-level buried wiring, for example, a copper-based buried wiring formed, for example, by the dual damascene process) except for a pad layer buried in the intermediate-level & upper-level interlayer insulating film 21 .
- the first-level wiring interlayer insulating film 12 , the intermediate-level & upper-level interlayer insulating film 21 , and the like constitute a wiring interlayer insulating film 20 .
- a tungsten plug 23 is buried as an upper layer.
- an electrode pad 24 p (for example, an aluminum pad) is formed and a portion thereon except for a pad opening is covered with a final passivation film 25 .
- Preferred examples of the final passivation film 25 include a silicon oxide-based insulating film and a silicon nitride-based insulating film, and a composite film thereof (they are called “inorganic final passivation film”, collectively).
- An organic final passivation film (for example, a polyimide-based resin film) may be formed on the inorganic final passivation film.
- a probe 51 is brought into contact with the electrode pad 24 p to conduct a wafer probe test. This test is, needless to say, not essential.
- a metal bump electrode 26 such as copper bump electrode is formed on the electrode pad 24 p via an UBM (under bump metal) layer, for example, by electroplating.
- a solder barrier metal film 27 for example, a nickel film
- a solder layer 28 for example, a tin-silver-based solder
- lead-free solder is formed by electroplating or the like.
- the probe 51 is brought into contact with the solder layer 28 to conduct a wafer probe test. This test is, needless to say, not essential.
- edge trimming of the wafer 1 on the device surface 1 a side is conducted as needed.
- a support substrate 31 (for example, a glass support wafer) is attached to the device surface 1 a side of the wafer 1 via an adhesive layer 29 .
- the back surface 1 b (second main surface) of the wafer 1 is subjected to film thinning treatment such as back grinding treatment while having the support substrate 31 on the wafer to expose the lower end portions of the through via electrode 9 , more precisely, the lower end portion of the through via main-metal electrode 9 a .
- film thinning treatment such as back grinding treatment
- the thickness of the wafer is reduced to a value close to the target thickness of the final wafer.
- the grinding amount is therefore a difference obtained by subtracting the target thickness of the wafer (for example, about 50 ⁇ m) from the original thickness of the wafer (for example, about 700 ⁇ m).
- the through via electrode 9 and the like are protruded a little from the back surface 1 b of the wafer 1 by slightly etching the silicon substrate on the back surface 1 b side of the wafer 1 by using, for example, dry etching (using a halogen-based gas as a gas system). This etching is so-called back etching.
- a resin film such as polyimide is applied, as a backside insulating film 32 , to almost the entire surface of the wafer 1 on the back surface 1 b side, followed by CMP or etch-back to planarize it and expose the lower end portions of the through via electrode 9 again.
- a titanium film, a copper film, a nickel film, and the like are formed in the order of mention from the wafer 1 side on almost the entire surface of the wafer 1 on the back surface 1 b side, for example, by sputtering.
- the resulting film stack is then patterned, for example, by wet etching to form a backside pad 33 .
- the support substrate 31 and the adhesive layer 29 are removed from the surface 1 a (device surface) of the wafer 1 .
- the back surface 1 b of the wafer 1 ( 1 x ) is attached to a dicing tape 34 attached to a dicing frame.
- the wafer 1 ( 1 x ) is divided into individual chip regions, for example, by dicing.
- the backside pad 33 on the back surface 1 b of the divided chip 2 ( 2 x ) is bonded to, for example, the bump electrode 30 on the device surface 1 a of another chip 2 ( 2 y ) formed in a similar manner, for example, by solder bonding.
- a plurality of through via electrodes is coupled to bump electrodes provided on another semiconductor substrate.
- the bump electrode 30 on the device surface 1 a of the chip 2 ( 2 x ) and an upper land 36 on the upper surface of a multilayer wiring substrate 35 are coupled to each other, for example, by solder bonding (meaning flip chip bonding).
- an external solder bump electrode 38 solder ball
- BGA ball grid array
- This Section describes an additional technology useful for overcoming the problems which may occur in the wafer probe test conducted at each time in the manufacture. This method is therefore not essential.
- FIG. 28 is a schematic circuit diagram in a chip region in a wafer for providing a supplementary description on a wafer probe test in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention. Based on this drawing, a supplementary description on a wafer probe test in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention will be made.
- an output electrode pad 24 pg , a data input electrode pad 24 pi , and the like are electrically coupled to an LSI internal circuit IC of this chip 2 and this data input electrode pad 24 pi is coupled to one of through via electrodes 9 x and 9 y , for example, via an input/output circuit IF.
- the data input electrode pad is coupled to the through via electrode 9 x , even if data is input to the data input electrode pad 24 pi , it is sometimes impossible to make a test normally due to an influence of the semiconductor substrate portion is, for example, at a ground potential.
- a switch or switch circuit SW is inserted between the LSI internal circuit IC and the input/output circuit 1 F to switch off by a signal from a switch control electrode pad 24 ps (usually, ON state). This enables a normal probe test.
- FIG. 29 is a schematic cross-sectional view of the wafer at the periphery of the through via for providing a supplementary description on a PVC (positive voltage contrast) test in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 30 is a schematic cross-sectional view of the wafer at the periphery of the through via for providing a supplemental description on a NVC (negative voltage contrast) test in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention. Based on them, a supplementary description on the VC (voltage contrast) tests in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention will next be made.
- This voltage contrast test can be roughly classified into two types. One is a PVC (positive voltage contrast) test in which the surface 1 a side of the wafer 1 is positively charged, while the other one is an NVC (negative voltage contrast) test in which the surface 1 a side of the wafer 1 is negatively charged. First, the PVC test is described.
- the bottom of all the through via electrodes is substantially electrically coupled to the semiconductor substrate portion is, it becomes possible to distinguish easily between an abnormal through via electrode and a normal through via electrode in a very early stage after completion of the burying of the through via electrode. This also applies completely to the following NVC test.
- the through via electrode 9 n is normal and electrons are supplied thereto from the semiconductor substrate portion is so that charging does not proceed and the electrode looks dark.
- the through via electrode 9 d is in a non-conducting state, no electrons are supplied thereto so that charging proceeds and the electrode looks bright.
- Examples of the appropriate timing of these tests include steps shown in FIG. 11 in Section 2, FIG. 38 , FIG. 42 , and FIG. 51 (each, at the time of completion of filling of the through via).
- steps shown in FIG. 11 in Section 2, FIG. 38 , FIG. 42 , and FIG. 51 each, at the time of completion of filling of the through via.
- This section describes an additional method for further improving the electrical coupling state between the through via electrode 9 and the semiconductor substrate portion is which has been described previously.
- FIG. 31 is a schematic cross-sectional view (a step of introducing a through-via bottom heavily doped region) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 and corresponding to FIG. 9 for providing a supplementary description on improvement in contact resistance at the via bottom in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 32 is a schematic cross-sectional view (a step of introducing a through-via bottom silicide layer) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 and corresponding to FIG.
- FIG. 33 is a schematic cross-sectional view (a step of burying and planarizing a through via electrode) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 and corresponding to FIG. 15 for providing a supplementary description on improvement in contact resistance at the via bottom in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention. Based on them, a supplementary description will be made on the improvement in contact resistance at the via bottom in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- a p type impurity for example, boron
- ion implantation for example, at a stage of completion of removal of the insulating film from the through-via bottom 16 b of FIG. 9 .
- the following is a formal example of implantation conditions: an implantation angle: substantially right angle, dose: for example, about 1 ⁇ 10 15 /cm 2 , and implantation energy: for example, about 50 KeV.
- the ion implantation may be conducted using a pattern such as resin film. Alternatively it may be conducted in self alignment without using the resist film and in this case, the process becomes simpler. Using a resist film, on the other hand, improves freedom of the process.
- the ion implantation may be conducted, as shown in FIG. 8 , while having an insulating film at the bottom of the through-via bottom. In this case, however, a little higher implantation energy is required. This method has also the merit of facilitating the process.
- impurities to be introduced are N type, for example, phosphorus or arsenic.
- each of the through via electrodes and the semiconductor substrate portion are in good contact.
- the contact resistance can be reduced further by forming a metal silicide film 46 (examples of the material therefor include nickel-based silicide, tungsten silicide, cobalt silicide, and platinum-based silicide) on the surface of the heavily-doped region 39 . Since the metal silicide layer is formed between each of the through via electrodes and the semiconductor region in the vicinity thereof, it has the merit of improving mutual contact between them.
- a relatively thin titanium film 9 c (having a thickness of, for example, 10 nm) is formed almost all over the surface of the wafer 1 on the device surface 1 a side, for example, by sputtering.
- the structure of the second or higher-level buried wirings which is a dual damascene structure is shown as a simple structure similar to that of the first-level buried wiring which is a single damascene structure.
- FIG. 34 is a schematic cross-sectional view (at the time of completion of an uppermost-level buried wiring forming step) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing a modification example (a via last process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 35 is a schematic cross-sectional view (a step of patterning a through via forming resist film) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG.
- FIG. 36 is a schematic cross-sectional view (a step of forming a through via) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing the modification example (the via last process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 36 is a schematic cross-sectional view (a step of forming a through via) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing the modification example (the via last process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 36 is a schematic cross-sectional view (a step of forming a through via) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing the modification example (the via last process) of the
- FIG. 37 is a schematic cross-sectional view (a step of forming a through-via liner insulating film and a through-via barrier metal film) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing the modification example (the via last process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 38 is a schematic cross-sectional view (a step of burying and planarizing a through via electrode) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG.
- FIG. 39 is a schematic cross-sectional view (a final passivation step) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing the modification example (a via last process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention. Based on them, the modification example (the via last process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention will next be described.
- a lower-level & intermediate-level buried wiring 42 is formed, followed by completion of burying of an uppermost-level wiring 22 (uppermost level buried wiring) except for a pad layer and the like.
- a through via forming resist film 15 is formed almost all over the surface of the wafer 1 on the device surface 1 a (surface) side, followed by patterning using, for example, typical lithography.
- a through via 16 (having, for example, a top diameter of about 20 ⁇ m and a depth of about 60 ⁇ m) penetrating through the wiring interlayer insulating film 20 and the premetal insulating film 6 and reaching the inside of the semiconductor substrate portion 1 s is formed by anisotropic dry etching (using, as a gas system, a fluorocarbon-based one for the insulating film portion and a halogen-based one for the substrate portion). Then, the resist film which becomes unnecessary is removed, for example, by ashing.
- a silicon oxide-based insulating film (for example, an ozone TEOS film having a thickness of about 200 nm) is formed, for example, by CVD, on almost all over the surface of the wafer 1 on the device surface 1 a side (surface side) to form a through-via liner insulating film 11 .
- the through-via liner insulating film 11 is removed by anisotropic dry etching from the bottom portion 16 b of the through-via liner insulating film 11 (hole).
- FIG. 8 and 9 the through-via liner insulating film 11 is removed by anisotropic dry etching from the bottom portion 16 b of the through-via liner insulating film 11 (hole).
- a titanium nitride film (having a thickness of, for example, about 30 nm) is formed as a through-via barrier metal film 9 b , for example, by MOCVD (metal organic CVD) or sputtering (for example, ionized sputtering) almost all over the surface of the wafer 1 on the device surface 1 a side (including the inner surface of the through via 16 ).
- MOCVD metal organic CVD
- sputtering for example, ionized sputtering
- a copper seed film is formed, for example, by sputtering (for example, ionized sputtering) on the through-via barrier metal film 9 b and all over the surface (including the inner surface of the through via 16 ) of the wafer 1 on the device surface 1 a side.
- sputtering for example, ionized sputtering
- electroplating with the copper seed film as a seed layer a copper film (including a seed film) is formed all over the surface (including the inner surface of the through via 16 ) so as to fill the through via 16 .
- the copper film and the through-via barrier metal film 9 b outside the through via 16 are removed by metal CMP to form a through via electrode 9 comprised of the through via main metal electrode 9 a (copper film), the through-via barrier metal film 9 b , and the like.
- an under-pad interlayer insulating film 20 p is formed on the uppermost-level wiring 22 and an upper tungsten plug 23 is buried therein.
- an electrode pad 24 p (for example, an aluminum-based pad) is formed on the under-pad interlayer insulating film 20 p and a portion thereon except for the pad opening is covered with a final passivation film 25 .
- a final passivation film 25 is covered with a final passivation film 25 .
- Steps subsequent thereto are similar to those described referring to from FIG. 18 to FIG. 27 so that an overlapping description is omitted here.
- a through via electrode is formed during the step of forming an uppermost-level wiring except for the pad layer. It has therefore the merit of forming the electrode separately from the step of forming an intermediate- or lower level wiring which requires minute processing. In short, it has the merit of forming the through via electrode by using a processing apparatus with relatively rough accuracy.
- FIG. 40 is a schematic cross-sectional view (a step of forming a through via) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing a modification example (a via first-polysilicon process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 41 is a schematic cross-sectional view (a step of forming a through-via liner insulating film and etching) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG.
- FIG. 42 is a schematic cross-sectional view (a step of burying and planarizing a through via electrode) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing the modification example (the via first-polysilicon process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 42 is a schematic cross-sectional view (a step of burying and planarizing a through via electrode) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing the modification example (the via first-polysilicon process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 42 is a schematic cross-sectional view (a step of burying and planarizing a through via electrode) showing the region R 1 of the wafer at the peripheries
- FIG. 43 is a schematic cross-sectional view (a step of forming a gate insulating film) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing the modification example (the via first-polysilicon process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 44 is a schematic cross-sectional view (a step of etching the gate insulating film) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG.
- FIG. 45 is a schematic cross-sectional view (a step of forming a gate electrode film) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing the modification example (the via first-polysilicon process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 45 is a schematic cross-sectional view (a step of forming a gate electrode film) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing the modification example (the via first-polysilicon process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 45 is a schematic cross-sectional view (a step of forming a gate electrode film) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for
- FIG. 46 is a schematic cross-sectional view (a step of processing the gate electrode film) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing the modification example (the via first polysilicon process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention. Based on them, the modification example (the via first-polysilicon process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention will be described.
- a through via forming resist film 15 (having a thickness of, for example, about 5 ⁇ m) is formed almost all over the surface of the wafer 1 on the device surface 1 a side when an STI region 3 and the like are completed, followed by patterning, for example, by typical lithography. Then, with the patterned through via forming resist film 15 as a mask, anisotropic dry etching is conducted to form a through via 16 (having a top diameter of about 3 ⁇ m and a depth of about 20 ⁇ m) having a substantially circular planar shape. The resist film which becomes unnecessary is then removed, for example, by ashing.
- the inner side surface 16 i of the through via 16 may be perpendicular or slightly tapered toward the bottom.
- a silicon oxide-based insulating film for example, an ozone TEOS film having a thickness of about 200 nm
- CVD a silicon oxide-based insulating film
- a through-via bottom insulating film removing resist film 17 having a thickness of for example, about 1 ⁇ m
- anisotropic dry etching is conducted to remove the insulating film from the through-via bottom 16 b . Then, the resist film which becomes unnecessary is removed, for example, by ashing.
- the device surface 1 a of the wafer 1 is thermally oxidized to form a thin silicon oxide film (sacrificial film).
- a thin silicon oxide film sacrificial film
- a boron-doped polysilicon film is then formed all over the sacrificial film, for example, by CVD so as to fill the through via 16 therewith.
- the polysilicon film outside the through via 16 is removed, for example, by dry etchback and the sacrificial film is also removed, for example, by wet etching.
- a polysilicon through via electrode 9 p is buried in the through via 16 .
- a gate insulating film 4 is formed almost all over the device surface 1 a of the wafer 1 .
- a gate insulating film etching resist film 43 is formed almost all over the surface of the wafer 1 on the device surface 1 a side, followed by patterning, for example, by typical lithography. Then, with the patterned gate insulating film etching resist film 43 as a mask, the gate insulating film 4 is etched to form an opening on the polysilicon through via electrode 9 p . The resist film which becomes unnecessary is then removed, for example, by ashing.
- a conductive film 5 (for example, a polysilicon film) to be a gate electrode is formed almost all over the device surface 1 a of the wafer 1 , for example, by CVD.
- a gate electrode processing resist film 44 is formed almost all over the device surface 1 a of the wafer 1 , followed by patterning, for example, by typical lithography.
- patterning for example, by typical lithography.
- anisotropic dry etching is conducted to pattern the gate electrode 5 and the like.
- the resist film which becomes unnecessary is removed, for example, by ashing.
- burying of a through via electrode is conducted during a gate electrode forming step and is conducted with a timing (different timing process) different from that of forming a gate electrode film.
- a timing different timing process
- it may be conducted simultaneously with the formation of the gate electrode film (simultaneous process).
- the former one has the merit of facilitating the process, while the latter one has the merit of simplifying the process step.
- This section describes an example of a via first contact process as an example of the process described in Section 2 and the like modified in the through via formation timing.
- the flow of the process is fundamentally similar to that described in from FIG. 4 to FIG. 27 except for the portion of the through via, because only the starting timing of through via formation is shifted from the time of completion of a premetal region to the time of completion of a gate electrode (for example, after patterning of the gate electrode, introduction of a source and a drain, formation of a sidewall, and the like but prior to the formation of a premetal insulating film 6 ). Accordingly, only a portion which varies according to the shifting of the timing of the through via formation will hereinafter be described in principle.
- FIG. 47 is a schematic cross-sectional view (a step of forming an thorough via) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing a modification example (a via first contact process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 48 is a schematic cross-sectional view (a step of forming a through-via liner insulating film) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG.
- FIG. 49 is a schematic cross-sectional view (a step of removing a through-via bottom insulating film) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing the modification example (the via first contact process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 49 is a schematic cross-sectional view (a step of removing a through-via bottom insulating film) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing the modification example (the via first contact process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 49 is a schematic cross-sectional view (a step of removing a through-via bottom insulating film) showing the region R 1 of the wafer at the peripheries of the MISFET and through via
- FIG. 50 is a schematic cross-sectional view (a step of forming a through-via barrier metal film) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing the modification example (the via first contact process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 51 is a schematic cross-sectional view (a step of burying and planarizing a through via electrode) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG.
- FIG. 52 is a schematic cross-sectional view (a step of forming a contact hole) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing the modification example (the via first contact process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.
- FIG. 53 is a schematic cross-sectional view (a step of forming a metal plug barrier metal film) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG.
- FIG. 54 is a schematic cross-sectional view (a step of burying and planarizing a conductive plug) showing the region R 1 of the wafer at the peripheries of the MISFET and through via cut out from FIG. 2 for describing the modification example (the via first contact process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention. Based on them, the modification example (via first contact process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention will be described.
- a through via forming resist film 15 (having a thickness of, for example, about 5 ⁇ m) is formed almost all over the surface of the wafer 1 on the device surface 1 a side, followed by patterning, for example, by typical lithography.
- anisotropic dry etching is conducted to form a through via 16 (having a top diameter of, for example, about 3 ⁇ m and a depth of about 20 ⁇ m) having a substantially circular planar shape.
- the resist film which becomes unnecessary is removed, for example, by ashing.
- the inner side surface 16 i of the through via 16 may be perpendicular or slightly tapered toward the bottom.
- a silicon oxide-based insulating film for example, an ozone TEOS film having a thickness of, for example, about 200 nm
- a silicon oxide-based insulating film is formed, for example, by CVD almost all over the surface of the wafer 1 on the device surface 1 a side to form a through-via liner insulating film 11 and a main premetal insulating film 6 a .
- a silicon oxide-based insulating film (a plasma TEOS film having a thickness of, for example, about 100 nm) is formed almost all over the surface of the wafer 1 on the device surface 1 a side as a cap-layer premetal insulating film 6 b , for example, by CVD.
- the cap-layer premetal insulating film 6 b in the through via 16 and the through-via liner insulating film 11 on the through-via bottom 16 b are removed.
- the resist film which becomes unnecessary is then removed, for example, by ashing.
- a titanium nitride film (having a thickness of, for example, about 30 nm) is formed on almost the whole surface (including the inner surface of the through via 16 ) of the wafer 1 on the device surface 1 a side as a through-via barrier metal film 9 b , for example, by MOCVD (metal organic CVD) or sputtering (ionized sputtering).
- MOCVD metal organic CVD
- sputtering ionized sputtering
- a tungsten film is formed on the titanium nitride film 9 b and on almost the entire surface (including the inner surface of the through via 16 ) of the wafer 1 on the device surface 1 a side, for example, by CVD (using, as a gas system, B 2 H 6 /WF 6 , for nucleation and H 2 /WF 6 for blanket) so as to fill the through via 16 .
- CVD using, as a gas system, B 2 H 6 /WF 6 , for nucleation and H 2 /WF 6 for blanket
- metal CMP is conducted to remove the tungsten film and the titanium nitride film 9 b outside the through via 16 .
- a contact hole forming resist film 45 is formed almost all over the surface of the wafer 1 on the device surface 1 a side, followed by patterning, for example, by typical lithography.
- a contact hole 40 is formed, for example by anisotropic dry etching (using, for example, a fluorocarbon-based gas as a gas system).
- the resist film which becomes unnecessary is then removed, for example, by ashing.
- a titanium nitride film is formed as a metal plug barrier metal film 7 b almost all over the surface (including the inner surface of the contact hole 40 ) of the wafer 1 on the device surface 1 a side, for example, by MOCVD or sputtering (for example, ionized sputtering).
- a tungsten film 7 a is deposited on almost the entire surface (including the inner surface of the contact hole 40 ) of the wafer 1 on the device surface 1 a side, for example, by CVD (using, as a gas system, B 2 H 6 /WF 6 for nucleation and H 2 /WF 6 for blanket) so as to fill the contact hole 40 .
- metal CMP is conducted to remove the tungsten film 7 a and the metal plug barrier metal film 7 b outside the contact hole 40 . The state equivalent to that of FIG. 4 except that the through via electrode 9 has already been completed can be obtained.
- Steps subsequent thereto are therefore fundamentally the same as those shown in from FIG. 5 to FIG. 27 so that an overlapping description is omitted here.
- burying of the through via electrode is conducted during the contact formation step and it is conducted at a timing different from that of the formation of the contact plug (different timing process). Alternatively, it is conducted simultaneously with the formation of the contact plug (simultaneous process).
- the different timing process has the merit of facilitating the process, while the simultaneous process has the merit of simplifying the process step.
- TSV that is, a through via electrode formed in a through hole made in a semiconductor substrate such as silicon substrate
- the lower end is usually closed before thinning of a wafer in the through-via preceding front-via type process mainly described herein, which makes it difficult to conduct a conduction test of the through via electrode.
- the semiconductor substrate portion of the wafer is usually insulated from each of the through via electrodes so that there is a possibility of defects such as gate breakdown occurring when undesirable charge-up is caused by the process after burying of the through via electrodes.
- a through via electrode structure with an electrically opened lower end is used in combination to achieve a through via electrode process suited for microfabrication, which will be described below specifically.
- the via middle process as described mainly in from Section 1 to Section 6 has the merit of forming a low-resistance through via electrode because microfabrication of a lower-level wiring (for example, the first-level buried wiring) can be used and at the same time, copper or the like can be used as a main material of the through via electrode.
- a lower-level wiring for example, the first-level buried wiring
- the via middle process described mainly in Section 7 cannot use microfabrication used in a via middle process or a via first process, but it has the merit of using low-resistance copper or the like as a main material of a through via electrode after substantial completion of the wafer process.
- the through via electrode is formed before introduction of a source-drain step, the process is advantageous from the standpoint of thermal budget.
- Polysilicon is a very stable material in the process and it does not cause any contamination. Addition of boron (or phosphorus, or the like), on the other hand, markedly increases the resistance, compared with even tungsten or the like.
- the via first-polysilicon process belongs to the via first process so that it has the merit of using microfabrication of the FEOL step.
- the via first-contact process as described mainly in Section 9 can use a relatively low-resistance material such as tungsten as a main material of the through via electrode so that it can realize relatively low resistance.
- the via first-contact process belongs to the via first process so that it has the merit of using microfabrication of the FEOL step.
- the invention is described specifically with a gate first process as a main example.
- the invention is not limited to it but, needless to say, can be applied to a FUSI process, a High-k first & gate last process, a High-k & gate last process, a P side gate last hybrid process, and the like.
- a structure using a copper-based buried wiring (including a silver-based buried wiring or the like) is described specifically.
- the invention is not limited to a structure using a buried wiring as a main wiring system, but needless to say, can be applied to a structure using an aluminum-based non-buried wiring as a main wiring system.
- the invention is described with a pad layer mainly comprised of an aluminum-based non-buried wiring (including a pad layer comprised only of a pad) as an example, but the invention is not limited to it. It is needless to say that the invention can also be applied to a pad layer comprised of a copper-based buried wiring (including a silver-based buried wiring and including a pad layer comprised only of a pad).
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
The TSV technology has been popular as one of stacking technologies of a plurality of semiconductor chips. It has however been revealed by the present inventors that when TSV is formed using a so-called first via process, via middle process, front-via via last process, or the like, there is a possibility of defects such as gate breakdown occurring due to electrostatic breakdown in the subsequent process. In order to overcome the above problem, the present invention provides a method of manufacturing a semiconductor integrated circuit device, in which a through via electrode is formed by forming a hole in a semiconductor substrate, forming an insulating member in the hole, and burying a conductive member in the resulting hole while covering a portion of the hole except for the bottom portion with the insulating member.
Description
- This application is a continuation of U.S. application Ser. No. 13/795,731 filed Mar. 12, 2013 which is claiming priority from Japanese Patent Application No. 2012-069669 filed on Mar. 26, 2012 including the specification, drawings, and abstract is incorporated herein by reference in its entirety.
- The present invention relates to a method of manufacturing a semiconductor integrated circuit device (or a semiconductor device), in particularly, to a technology effective when applied to a through via technology, that is, TSV (Through Silicon Via) technology.
- Japanese Patent Laid-Open No. 2009-43779 (Patent Document 1) or U.S. Pat. No. 7,932,602 (Patent Document 2) corresponding thereto discloses a technology of forming a tungsten-based through electrode penetrating through a buried silicon oxide film, which has been buried in advance in a surface region of a silicon substrate, and a premetal insulating film on the buried silicon oxide film and reaching the lower surface thereof. The TSV technology disclosed in this document belongs to a via first process, that is, a process of forming a through via after formation of a premetal insulating film.
- Japanese Patent Laid-Open No. 2010-186870 (Patent Document 3) discloses a technology of forming a through electrode penetrating through a silicon substrate from the back surface side thereof and reaching the lower surface of a metal pad. The TSV technology disclosed in this document belongs to a so-called “back via type via last” process.
- [Patent Document 2] U.S. Pat. No. 7,932,602
- The TSV technology has been used popular as a technology of stacking a plurality of semiconductor chips and the like. It has however been elucidated by the present inventors that when TSV is formed using a so-called via first process, via middle process, front via type via last process, or the like, there is a possibility of defects such as gate breakdown occurring due to electrostatic breakdown in the subsequent process.
- Means for overcoming such problems will next be described. Other problems and novel features of the present invention will be apparent from the description herein and accompanying drawings.
- Among embodiments disclosed herein, a typical one will next be outlined simply.
- The following is the outline of one embodiment of the invention: in a method of manufacturing a semiconductor integrated circuit device, a through via electrode is formed by making a hole in a semiconductor substrate, forming an insulating member in the hole, and then burying a conductive member in the hole as the through via electrode while covering the hole except for the bottom portion with the insulating member.
- Advantages available by the typical embodiment, among embodiments disclosed herein, will next be described briefly.
- There is a reduced possibility of occurrence of defects such as gate breakdown.
-
FIG. 1 is a top view (at the time of completion of burying and planarization of a through via electrode) showing a partial region on a wafer for describing the outline (mainly, a via middle process) of a method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention (including a modification example); -
FIG. 2 is a cross-sectional view of the wafer corresponding to an X-X′ cross-section ofFIG. 1 ; -
FIG. 3 is a process block flow chart showing the outline of the major part of a through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention (including a modification example); -
FIG. 4 is a schematic cross-sectional view (at the time of completion of burying of a tungsten plug) showing a region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for locally describing a process (a via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 5 is a schematic cross-sectional view (a step of patterning a through via forming resist film) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 6 is a schematic cross-sectional view (a step of forming a through via) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 7 is a schematic cross-sectional view (a step of forming a first-level wiring interlayer insulating film and a through-via liner insulating film) showing the region R1 of the wafer at the peripheries of MISFET and through via cut out fromFIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 8 is a schematic cross-sectional view (a step of patterning a through-via bottom insulating film forming resist film) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 9 is a schematic cross-sectional view (a step of removing the through-via bottom insulating film) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 10 is a schematic cross-sectional view (a step of forming a through-via barrier metal film) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 11 is a schematic cross-sectional view (a step of burying and planarizing a through via main metal electrode) showing the region R1 of the wafer at the peripheries of the MTSFET and through via cut out fromFIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 12 is a schematic cross-sectional view (a step of patterning a first-level wiring trench forming resist film) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 13 is a schematic cross-sectional view (a step of forming a first-level wiring trench) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 14 is a schematic cross-sectional view (a step of forming a first-level wiring barrier metal film) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 15 is a schematic cross-sectional view (a step of burying and planarizing a through via electrode) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for locally describing the process (the via middle process) until completion of the filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 16 is a schematic cross-sectional view (at the time of completion of a FEOL step, that is, a view corresponding toFIG. 4 ) of the entire wafer for globally describing a process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 17 is a schematic cross-sectional view (a first-level buried wiring forming step) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 18 is a schematic cross-sectional view (a probe test step of a wafer on a pad) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 19 is a schematic cross-sectional view (a probe test step of a wafer on a bump) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 20 is a schematic cross-sectional view (a wafer edge trimming step) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 21 is a schematic cross-sectional view (a glass support plate attaching step) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 22 is a schematic cross-sectional view (a back grinding step) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 23 is a schematic cross-sectional view (a back etching step) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 24 is a schematic cross-sectional view (a step of forming a backside insulating film and a backside pad) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 25 is a schematic cross-sectional view (a step of mounting on a dicing tape and removing the glass support plate) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 26 is a schematic cross-sectional view (a step of dicing and die bonding onto another chip) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 27 is a schematic cross-sectional view (a step of die bonding onto a wiring substrate) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 28 is a schematic circuit diagram in a chip region of a wafer for providing a supplementary description on a wafer probe test in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 29 is a schematic cross-sectional view of the wafer at the periphery of the through via for providing a supplementary description on a PVC (Positive Voltage Contrast) test in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 30 is a schematic cross-sectional view of the wafer at the periphery of the through via for providing a supplemental description on a NVC (Negative Voltage Contrast) test in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 31 is a schematic cross-sectional view (a step of introducing a through-via bottom heavily-doped region) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 and corresponding toFIG. 9 for providing a supplementary description on improvement in contact resistance at the via bottom in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 32 is a schematic cross-sectional view (a step of introducing a through-via bottom silicide layer) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 and corresponding toFIG. 9 for providing a supplementary description on improvement in contact resistance at the via bottom in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 33 is a schematic cross-sectional view (a step of burying and planarizing a through via electrode) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 and corresponding toFIG. 15 for providing a supplementary description on improvement in contact resistance at the via bottom in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 34 is a schematic cross-sectional view (at the time of completion of an uppermost-level buried wiring forming step) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing a modification example (a via last process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 35 is a schematic cross-sectional view (a step of patterning a through via forming resist film) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing the modification example (a via last process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 36 is a schematic cross-sectional view (a step of forming a through via) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing the modification example (a via last process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 37 is a schematic cross-sectional view (a step of forming a through-via liner insulating film and a through-via barrier metal film) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing the modification example (a via last process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 38 is a schematic cross-sectional view (a step of burying and planarizing a through via electrode) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing the modification example (a via last process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 39 is a schematic cross-sectional view (a final passivation step) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing the modification example (a via last process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 40 is a schematic cross-sectional view (a step of forming a through via) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing a modification example (a via first-polysilicon process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 41 is a schematic cross-sectional view (a step of forming a through-via liner insulating film and etching) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing the modification example (the via first-polysilicon process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 42 is a schematic cross-sectional view (a step of burying and planarizing a through via electrode) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing the modification example (the via first-polysilicon process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 43 is a schematic cross-sectional view (a step of forming a gate insulating film) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing the modification example (the via first-polysilicon process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 44 is a schematic cross-sectional view (a gate insulating film etching step) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing the modification example (the via first-polysilicon process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 45 is a schematic cross-sectional view (a gate electrode film forming step) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing the modification example (the via first-polysilicon process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 46 is a schematic cross-sectional view (a step of processing the gate electrode film) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing the modification example (the via first polysilicon process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 47 is a schematic cross-sectional view (a through via forming step) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing a modification example (a via first contact process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 48 is a schematic cross-sectional view (a step of forming a through-via liner insulating film) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing the modification example (the via first contact process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 49 is a schematic cross-sectional view (a step of removing the through-via bottom insulating film) showing the region R1 of the wafer at the peripheries of MISFET and through via cut out fromFIG. 2 for describing the modification example (the via first contact process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 50 is a schematic cross-sectional view (a step of forming a through-via barrier metal film) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing the modification example (the via first contact process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 51 is a schematic cross-sectional view (a step of burying and planarizing a through via electrode) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing the modification example (a via first contact process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 52 is a schematic cross-sectional view (a step of forming a contact hole) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing the modification example (the via first contact process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; -
FIG. 53 is a schematic cross-sectional view (a step of forming a metal-plug barrier metal film) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing the modification example (a via first contact process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention; and -
FIG. 54 is a schematic cross-sectional view (a step of burying and planarizing a conductive plug) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing the modification example (the via first contact process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention. - [Summary of Embodiment]
- First, typical embodiments disclosed herein will be described.
- 1. A method of manufacturing a semiconductor integrated circuit device including the steps of: (a) preparing a semiconductor wafer having a device main surface and back surface; (b) forming, from the device main surface of the semiconductor wafer to a semiconductor surface region of the semiconductor wafer, a plurality of holes reaching the inside thereof; (c) forming an insulating film on the inner surface of the holes; and (d) after the step (c), burying a conductive member in the holes while covering, with the insulating film, the inner surface of the holes except for the bottom portion thereof, and thereby forming a plurality of through via electrodes.
- 2. The method of manufacturing a semiconductor integrated circuit device as described above in 1, further including the step of: (e) in a wafer process, electrically coupling at least one of the through via electrodes to a gate electrode.
- 3. The method of manufacturing a semiconductor integrated circuit device as described above in 1 or 2, wherein the through via electrodes are formed using a via middle process.
- 4. The method of manufacturing a semiconductor integrated circuit device as described above in 3, wherein the through via electrodes are buried in a step of forming a first-level wiring but at a timing different from that of burying the first-level wiring.
- 5. The method of manufacturing a semiconductor integrated circuit device as described above in 3, wherein the through via electrodes are buried simultaneously with burying of a first-level wiring.
- 6. The method of manufacturing a semiconductor integrated circuit device as described above in 1 or 2, wherein the through via electrodes are formed using a via last process.
- 7. The method of manufacturing a semiconductor integrated circuit device as described above in 6, wherein the through via electrodes are formed during a step of forming uppermost-level wirings except for a pad layer.
- 8. The method of manufacturing a semiconductor integrated circuit device as described above in 7, wherein at least one of the through via electrodes is electrically coupled to a pad through a wiring belonging to the pad layer.
- 9. The method of manufacturing a semiconductor integrated circuit device as described above in any one of 1 to 8, further including the step of: (f) after the step (d) but during the wafer process, irradiating electron beams to the device main surface of the wafer to test a conduction state of the through via electrodes.
- 10. The method of manufacturing a semiconductor integrated circuit device as described above in 1, 2, or 9, wherein the through via electrodes are formed using a via first process.
- 11. The method of manufacturing a semiconductor integrated circuit device as described above in 10, wherein the burying of the through via electrodes is conducted in a gate electrode forming step but at a timing different from that of forming a gate electrode film.
- 12. The method of manufacturing a semiconductor integrated circuit device as described above in 10, wherein the burying of the through via electrodes is conducted simultaneously with the formation of a gate electrode film.
- 13. The method of manufacturing a semiconductor integrated circuit device as described above in 10, wherein the burying of the through via electrodes is conducted in a contact forming step but at a timing different from that of forming a contact plug.
- 14. The method of manufacturing a semiconductor integrated circuit device as described above in 10, wherein the burying of the through via electrodes is conducted simultaneously with the formation of a contact plug.
- 15. The method of manufacturing a semiconductor integrated circuit device as described above in any one of 1 to 14, wherein at least after the step (d), the semiconductor region in the vicinity of the lower end of each of the through via electrodes has a heavily doped region having the same conductivity type as that of a semiconductor region therearound and having a high impurity concentration.
- 16. The method of manufacturing a semiconductor integrated circuit device as described above in any one of 1 to 15, wherein the through via electrodes have a barrier metal structure with a titanium film as an outer layer and a titanium nitride film as an inner layer.
- 17. The method of manufacturing a semiconductor integrated circuit device as described above in any one of 1 to 16, wherein the lower end of each of the through via electrodes and a semiconductor region in the vicinity thereof have therebetween a metal silicide layer.
- 18. The method of manufacturing a semiconductor integrated circuit device as described above in any one of 1 to 17, further including the step of: (g) after the step (d), the semiconductor wafer is subjected to film thinning treatment from the back surface side of the semiconductor wafer to expose the through via electrodes on the back surface side of the semiconductor wafer.
- 19. The method of manufacturing a semiconductor integrated circuit device as described above in 18, further including the step of: (h) after the step (g), the through via electrodes are coupled to a bump electrode provided on another semiconductor substrate.
- [Explanation on Description Manner, Basic Terms, and Usage Herein]
- 1. In the present application, a description in embodiments may be made after divided in a plurality of sections if necessary for convenience's sake. These sections are not independent each other, but they may each be a part of a single example or one of them may be partial details of the other or a modification example of a part or whole of the other unless otherwise specifically indicated. In principle, description is not repeated with regards to similar portions. In the embodiments, when a reference is made to constituent elements, they are not essential unless otherwise specifically indicated, limited to the number theoretically, or principally apparent from the context that it is not.
- Further, in the invention, the term “semiconductor device” or “semiconductor integrated circuit device” means mainly various transistor (active element) units, devices having, with the transistor units as a main component, resistors, capacitors, and the like integrated on a semiconductor chip or the like (for example, a single crystal silicon substrate), and packaged semiconductor chips. Typical examples of various transistors may include MISFET (metal insulator semiconductor field effect transistor) typified by MOSFET (metal oxide semiconductor field effect transistor). In this case, typical examples of the integrated circuit constitution may include CMIS (complementary metal insulator semiconductor) type integrated circuits typified by CMOS (complementary metal oxide semiconductor) type integrated circuits having an N channel type MISFET and a P channel type MISFET in combination.
- The wafer process of recent semiconductor integrated circuit devices, that is, LSI (large scale integration), can usually be classified into two steps. First one is a FEOL (front end of line) step from the loading of a silicon wafer as a raw material to a premetal step (a step including the formation of an interlayer insulating film between a lower edge of an M1 wiring layer and a gate electrode structure, the formation of a contact hole, the burying of tungsten plug, and the like). The second one is a BEOL (back end of line) step from the formation of the M1 wiring layer to the formation of a pad opening for a final passivation film on an aluminum-based pad electrode (in a wafer level package process, the process is also included).
- 2. Similarly, in the description of the embodiment, and the like, when “X made of A” or the like is used with regard to the material, composition or the like, a component other than A is not excluded from main constituting elements unless otherwise specifically indicated or principally apparent from the context it is not. For example, with regard to a component, the above sentence means “X containing A as a main component”. For example, it is needless to say that the term “silicon member” or the like means not only a member made of pure silicon but also a member containing a SiGe alloy, another multielement alloy having silicon as a main component, or an additive.
- Similarly, the terms “silicon oxide film,” “silicon oxide insulating film” and so on refer to not only an insulating film made of relatively pure undoped silicon oxide (Undoped Silicon Dioxide) but also other insulating films having silicon oxide as a main component. Examples of the silicon oxide film include impurity-doped silicon oxide-based insulating films such as TEOS-based silicon oxide, PSG (phosphorus silicate glass), and BPSG (borophosphosilicate glass) films. In addition, thermally oxidized films, CVD oxidized films, films obtained by the method of application such as SOG (spin on glass) and NCS (nano-clustering silica) films are also embraced in the silicon oxide films or silicon oxide-based insulating films. In addition, low-k insulating films such as FSG (fluorosilicate glass), SiOC (silicon oxycarbide), carbon-doped silicon oxide, and OSG (organosilicate glass) films are also embraced in the silicon oxide films or silicon oxide-based insulating films. Moreover, silica-based low-k insulating films (porous insulating films) obtained by introducing pores in members similar to them are also embraced in the silicon oxide films or silicon oxide-based insulating films.
- In addition, silicon-based insulating films ordinarily used in the semiconductor field like silicon oxide-based insulating films are silicon nitride-based insulating films. Materials which belong to such a group include SiN, SiCN, SiNH, and SiCNH. The term “silicon nitride” as used herein embraces both SiN and SiNH unless otherwise specified. Similarly, the term “SiCN” as used herein embraces both SiCN and SiCNH unless otherwise specified.
- Incidentally, SiC has properties similar to those of SiN, but SiON tends to be classified rather into a silicon oxide-based insulation film.
- Silicon nitride films are not only greatly used as an etch stop film in SAC (self-aligned contact) technology, that is, as CESL (contact etch-stop layer) but also used as a stress applying film in SMT (stress memorization technique).
- Likewise, the term “nickel silicide” typically refers to nickel monosilicide, but it includes not only relatively pure one but also an alloy, a mixed crystal, or the like each containing nickel monosilicide as a main component. Also, silicide is not limited to nickel silicide but may be conventionally used cobalt silicide, titanium silicide, tungsten silicide, or the like. As a metal film for silicidation, not only a Ni (nickel) film, but also a nickel alloy film such as a Ni—Pt alloy film (alloy film of Ni and Pt), a Ni—V alloy film (alloy film of Ni and V), a Ni—Pd alloy film (alloy film of Ni and Pd), a Ni—Yb alloy film (alloy film of Ni and Yb), or a Ni—Er alloy film (alloy film of Ni and Er) can be used. It is to be noted that such silicides containing nickel as a main metal element thereof are collectively called “nickel-based silicide”.
- 3. Similarly, preferred examples of the shape, position, attribute or the like are shown, but it is needless to say that the shape, position, attribute, or the like is not limited strictly to the preferred one unless otherwise specifically indicated or principally apparent from the context that it is not.
- 4. Further, when a reference is made to a specific number or amount, the number or amount may be greater than or less than the specific number or amount unless otherwise specifically indicated, limited to the specific number or amount theoretically, or apparent from the context that it is not.
- 5. The term “wafer” means a single crystal silicon wafer over which a semiconductor integrated circuit device (also semiconductor device or an electronic device) is to be formed, but it is needless to say that it embraces an epitaxial wafer and a composite wafer of a semiconductor layer and an insulating substrate such as SOI substrate or LCD glass substrate.
- 6. With regards to the classification of the formation process of TSV, a process of forming TSV mainly during a FEOL step is called “via first process”, a process of forming TSV mainly during a BEOL step is called “via middle process”, and a process of forming TSV mainly after the BEOL step but before stacking is called “after stack process”. In the present invention, the classification of the formation process of TSV is as follows, which almost corresponds to the above-mentioned one. First, the process is classified roughly into “via first process”, “via middle process”, “via last process”, and “after stack process”, according to the TSV formation timing.
- In the via first process, a through via such as TSV is formed prior to the formation of a first-level wiring interlayer insulating film; in the via middle process, a through via is formed after completion of a premetal region but prior to the completion of uppermost-level wiring layers except for a pad layer; in the via last process, a through via is formed thereafter but prior to stacking; and in the after stacking process, a through via is formed after stacking.
- Furthermore, a through via formed from the surface side of a wafer is called “front via”, while a through via formed from the back side of a wafer is called “back via”.
- Particularly when a through via formed prior to thinning of a wafer is discriminated from that formed after thinning of the wafer, the former one is called “through via precedence” or “through via preceding type”. In the following embodiments, vias belonging to “through via preceding front-via type” are described mainly.
- Furthermore, the via first process using polysilicon or the like as a main filling member of a through via is called “via first polysilicon process”, while the via first process using tungsten as a filling member similar to that of a contact hole is called “via first contact process”.
- 7. The term “TSV”, “through via”, “through via electrode” or the like as used herein means both a member which has already penetrated or which should penetrate unless otherwise they should be distinguished from each other, because calling of a member by another name during steps leads to undesirable confusion. It is needless to say that a substrate for “TSV”, “through silicon via”, or the like is not limited to a silicon-based wafer or the like.
- [Details of Embodiment]
- Embodiments will next be described more specifically. In all the drawings, the same or like members will be identified by the same or like symbols or reference numerals and overlapping descriptions will be omitted in principle.
- Moreover, when in the accompanying drawings, hatching or the like complicates the drawing or a difference from a space portion is clear, hatching is sometimes omitted even from a cross-sectional view. In this connection, even when it is apparent from the description or the like that a hole is clearly closed in a planar view, a contour of the background is sometimes omitted. Further, hatching may be applied even if it is not a cross-sectional view to clearly show that it is not a space portion.
- When two are in an alternative relationship and one is called “first” or the like and the other one is called “second” or the like, they may be made to correspond based on a typical embodiment. It is however needless to say that when a certain member is called, for example, “first” one, it is not limited to this choice.
- 1. Description on the Outline (Mainly, Via Middle Process) of a Method of Manufacturing a Semiconductor Integrated Circuit Device According to First Embodiment of the Invention (Including a Modification Example) (Mainly,
FIG. 1 toFIG. 3 ) - A description will hereinafter be made specifically with a silicon-based CMIS type semiconductor integrated circuit device (that is, a MOS type semiconductor integrated circuit device) as an example. It is however needless to say that a bipolar semiconductor integrated circuit device or another device may be used as the example.
- This section will describe mainly a via middle process, which is employed in
Sections 2 to 6, but it is needless to say that this section can be applied to a via last process or a via first process. - The depth of a through via (for example, about 50 μm and usually within a range of from about 10 to 100 μm) is usually much deeper than the depth of an impurity doped region such as wells (usually in a submicron order) so that in the accompanying drawings, the impurity doped region is omitted in principle unless it is necessary. In addition, a structure at the periphery of a gate such as sidewall is also omitted from the drawings.
-
FIG. 1 is a top view (at the time of completion of burying and planarization of a through via electrode) showing a partial region on a wafer for describing the outline (mainly, via middle process) of a method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention (including a modification example).FIG. 2 is a cross-sectional view of the wafer corresponding to an X-X′ cross-section ofFIG. 1 .FIG. 3 is a process block flow chart showing the outline of the major part of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention (including a modification example). Based on these drawings, the outline (mainly, a via middle process) of the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention will be described. -
FIG. 1 shows the top view of a portion (a region having a through via and the periphery thereof) of achip region 2 of awafer 1 at the time of completion of a major wafer processing treatment in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment. On the right side ofFIG. 1 , there appear upper end portions of a plurality of substantially circular through viaelectrodes 9. On the left side, on the other hand, there appears a plurality of first-level buriedwirings 8. The other portion is a first-level wiringinterlayer insulating film 12 made of, for example, a silicon oxide-based insulating film. - The through via electrode 9 (which has not yet been completed as a through via) is comprised of a through-via
main metal electrode 9 a made of, for example, a copper member and a through-viabarrier metal film 9 b made of, for example, titanium nitride. Similarly, the first-level buriedwiring 8 is comprised of a first-levelcopper wiring film 8 a made of, for example, a copper member and a first-level wiringbarrier metal film 8 b made of, for example, titanium nitride. - The X-X′ cross-section of
FIG. 1 is shown inFIG. 2 . As shown inFIG. 2 , the semiconductor wafer 1 (having a thickness of, for example, about 700 μm) has, on asurface 1 a (device surface or first main surface) of a semiconductor substrate portion is (P-type single crystal silicon substrate) (that is, on the side opposite to aback surface 1 b), an N-channel MISFET (Qn) and a P-channel MISFET (Qp) which are isolated from each other by anSTI region 3 or the like. The N channel MISFET (Qn) and P channel MISFET (Qp) each have a gate electrode 5 (for example, a gate polysilicon film) provided via agate insulating film 4. A P well region WP provided in a semiconductor region on thesurface 1 a side of the semiconductor substrate portion Is has, in the surface thereof, an N type source drain region DN of the N channel MTSFET (Qn). On the other hand, an N well region WN provided in the semiconductor region on thesurface 1 a side of the semiconductor substrate portion is has, in the surface thereof, a P type source drain region DP of the P channel MISFET (Qp). - The semiconductor substrate portion is has, in the
surface 1 a thereof, a premetal insulating film 6 (having a thickness of, for example, about 300 nm) and it is comprised of, for example, a mainpremetal insulating film 6 a as a lower layer and a cap-layerpremetal insulating film 6 b as an upper layer. The mainpremetal insulating film 6 a is comprised of, for example, a relatively thin silicon nitride-based insulating film (for example, a silicon nitride film) as a lower layer and a relatively thick silicon oxide-based insulating film (for example, an ozone TEOS-based silicon oxide film) as an upper layer. The cap-layerpremetal insulating film 6 b is comprised of, for example, a silicon oxide-based insulating film (for example, a plasma TEOS-based silicon oxide film). - The premetal
insulating film 6 has aconductive plug 7 buried therein and this conductive plug penetrates through this insulating film and reaches thegate electrode 5, the N type source drain region DN, the P type source drain region DP, and the like. Theconductive plug 7 is comprised of amain metal plug 7 a (for example, a tungsten plug), a metal plugbarrier metal film 7 b (for example, a titanium nitride film), and the like. The premetalinsulating film 6 has thereon a first-level wiring interlayer insulating film 12 (an ozone TEOS-based silicon oxide film having a thickness of, for example, about 200 nm) and this first-level wiring interlayer insulating film has therein the first-level buriedwiring 8 coupled to theconductive plug 7 and the like. - As described above in
FIG. 1 , in this example, thepremetal insulating film 6 has therein a plurality of throughvias 16 which penetrate therethrough and reach the inside of the semiconductor substrate portion is. These through vias have, buried therein, the through viaelectrode 9 via a through-vialiner insulating film 11. Incidentally, in this example, the through-vialiner insulating film 11 is of the same layer as the first-level wiringinterlayer insulating film 12 and they are formed simultaneously, which is however not an essential requirement. The through via 16 is comprised of, for example, the through viamain metal electrode 9 a (for example, a metal member having copper as a main component) as an inner layer and the through-viabarrier metal film 9 b (for example, a titanium nitride film) as side and bottom layers. In general, at least one of the through viaelectrodes 9 is electrically coupled to at least one of thegate electrodes 5 via a gate electrode—through viaelectrode wiring 14. The gate electrode—through viaelectrode wiring 14 is comprised of thegate electrode 5, wirings of each layer, or combination thereof. - In this example, at this time point, the through via 16 does not have, at the via
bottom portion 16 b thereof, the through-vialiner insulating film 11 so that the through viaelectrode 9 and the semiconductor substrate portion is (P type single-crystal silicon substrate) are substantially electrically coupled to each other (ohmic contact or Schottkey junction) to prevent occurrence of a large potential difference. During manufacturing steps, the through via 16 is therefore as if grounded to the semiconductor substrate portion Is, making it possible to prevent occurrence of gate breakdown or the like which will otherwise occur by undesired charging-up of the through via 16. - Next, the outline of the manufacturing method for actualizing such a structure will be shown in
FIG. 3 (refer toFIG. 2 ). As shown inFIG. 3 , the following is the outline of the manufacturing method. (1) Form in a semiconductor surface region a plurality of holes extending from thesurface 1 a side of thewafer 1 to the inside thereof. (2) Then, form an insulating film on the inner surface of the holes. (3) After the step (2), bury a conductive member in the holes while covering the inner surface of the holes except for the bottom portion with the insulating film (in other words, without covering at least a portion of the bottom) to form a plurality of through via electrodes. - By using the method as described above, all the through via
electrodes 9 and the semiconductor substrate portion Is are substantially electrically coupled to each other during from the starting of burying of the conductive member in the through vias until removal of the bottom portion of the through vias by back grinding (thinning of the wafer). - 2. Local Description on the Process (Via Middle Process) Until Completion of Filling of Vias in the Method of Manufacturing a Semiconductor Integrated Circuit Device According to First Embodiment (Mainly from
FIG. 4 toFIG. 15 ) - The process shown here is one example and needless to say, each element process may be modified. Each element process is not essential unless specified that it is essential or unless it is obviously essential. This will also apply to each element shown in
Section 3. Needless to say, additional elements shown inSection 3 toSection 6 are not essential but arbitral. -
FIG. 4 is a schematic cross-sectional view (at the time of completion of burying of a tungsten plug) showing a region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for locally describing a process (a via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 5 is a schematic cross-sectional view (a step of patterning a through via forming resist film) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 6 is a schematic cross-sectional view (a step of forming a through via) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 7 is a schematic cross-sectional view (a step of forming a first-level wiring interlayer insulating film and a through-via liner insulating film) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 8 is a schematic cross-sectional view (a step of patterning a resist film for removing a through-via bottom insulating film) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 9 is a schematic cross-sectional view (a step of removing the through-via bottom insulating film) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 10 is a schematic cross-sectional view (a step of forming a through-via barrier metal film) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 11 is a schematic cross-sectional view (a step of burying and planarizing a through via main metal electrode) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 12 is a schematic cross-sectional view (a step of patterning a first-level wiring trench forming resist film) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 13 is a schematic cross-sectional view (a step of forming a first-level wiring trench) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 14 is a schematic cross-sectional view (a step of forming a first-level wiring barrier metal film) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 15 is a schematic cross-sectional view (a step of burying and planarizing a through via electrode) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for locally describing the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention. Based on them, a local description will be made on the process (the via middle process) until completion of filling of a via in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention. - The device cross-sectional structure at the time of completion of a premetal step, for example, according to a typical CMIS process is shown in
FIG. 4 . In the drawings on and afterFIG. 4 , different fromFIG. 2 , an impurity-doped region in the semiconductor substrate is omitted in principle in order to avoid complicating the drawings. - Next, as shown in
FIG. 5 , a through via forming resist film 15 (having a thickness of, for example, 5 μm) is formed almost all over the surface of thewafer 1 on thedevice surface 1 a side, followed by patterning, for example, by typical lithography. - Next, as shown in
FIG. 6 , with the patterned through via forming resistfilm 15 as a mask, anisotropic dry etching is conducted to form throughvias 16 having a substantially circular planar shape (having a top diameter of about 10 μm and a depth of about 50 μm). In other words, a plurality of holes (through vias 16) reaching the inside of the semiconductor surface region of the semiconductor wafer is formed. The resist film which becomes unnecessary is then removed, for example, by ashing. An inner side surface 16 i of the through via 16 may be perpendicular or slightly tapered toward the bottom. - Then, as shown in
FIG. 7 , a silicon oxide-based insulating film (for example, an ozone TEOS film having a thickness of, for example, about 200 nm) is formed, for example, by CVD almost all over the surface of thewafer 1 on thedevice surface 1 a side to form a through-vialiner insulating film 11 and a first-level wiringinterlayer insulating film 12. - Next, as shown in
FIG. 8 , a through-via bottom insulating film removing resist film 17 (having a thickness of, for example, about 1 μm) is formed, followed by patterning, for example, by typical lithography. - Next, as shown in
FIG. 9 , with the patterned resistfilm 17 as a mask, anisotropic dry etching is conducted to remove the insulating film from a through-viabottom 16 b. Then, the resist film which becomes unnecessary is removed, for example, by ashing. - Next, as shown in
FIG. 10 , a titanium nitride film (having a thickness of for example about 30 nm) is formed as a through-viabarrier metal film 9 b almost all over the surface of thewafer 1 on thedevice surface side 1 a, for example, by using MOCVD (Metal Organic CVD) or sputtering (for example, ionized sputtering). Examples of a precursor include TDMAT (tetrakis(dimethylamino)titanium) and TDEAT (tetrakis(diethylamino)titanium), which will also apply similarly to MOCVD described below. Film formation by using sputtering has the merit of excluding mixing of carbon, while MOCVD has the merit of forming a more uniform film even in a deep hole. - Then, as illustrated in
FIG. 11 , a copper seed film is formed all over the surface (including the inner surface of the through via 16) of thewafer 1 on thedevice surface 1 a side and on the through-viabarrier metal film 9 b, for example, by using sputtering (for example, ionized sputtering). Next, electroplating is conducted with the copper seed film as a seed layer to form a copper film (including a seed film) all over the surface (including the inner surface of the through via 16) of thewafer 1 on thedevice surface 1 a side so as to fill the through via 16 therewith. Metal CMP is then conducted to remove the copper film and the through-viabarrier metal film 9 b outside the through via 16 to form a through viaelectrode 9 comprised of a through viamain metal electrode 9 a (copper film) and the through-viabarrier metal film 9 b. This means that a plurality of through via electrodes is formed by forming an insulating film on the inner surface of a plurality of holes and filling the holes with a conductive member while covering the inner surface of the holes except for the bottom portion thereof. It is to be noted that at least one of the through via electrodes is electrically coupled to a gate electrode in any of the steps. - Next, as shown in
FIG. 12 , a first-level wiring trench forming resist film 18 (having a thickness of, for example, 1 μm) is formed all over the surface of thewafer 1 on thedevice surface 1 a side, followed by patterning, for example, by typical lithography. - Next, as shown in
FIG. 13 , with the patterned resistfilm 18 as a mask, anisotropic dry etching is conducted to form a first-level wiring trench 47. Then, the resist film which becomes unnecessary is removed, for example, by ashing. - Next, as shown in
FIG. 14 , a titanium nitride film (having a thickness of, for example, about 10 nm) is formed as a first-level wiringbarrier metal film 8 b almost all over the surface (including the inner surface of the first-level wiring trench 47) of thewafer 1 on thedevice surface 1 a side for example, by sputtering. - Next, as shown in
FIG. 15 , a copper seed film is formed all over the surface (including the inner surface of the first-level wiring trench 47) of thewafer 1 on thedevice surface 1 a side, for example, by using sputtering. Then, electroplating is conducted to form a film to fill the first-level wiring trench 47 therewith. For example, CMP (chemical mechanical polishing) is conducted to planarize thewafer 1 on thedevice surface 1 a side and remove the first-level wiringbarrier metal film 8 b and the copper film including the copper seed film outside the first-level wiring trench 47. As a result, a first-level buriedwiring 8 comprised of a first-levelcopper wiring film 8 a and the first-level wiringbarrier metal film 8 b is completed. - In the next section, the process described in this section and a process subsequent thereto will be described from the more global viewpoint.
- The process (different timing process) in which mainly in the first-level wiring forming step, burying of a first-level wiring and burying of a through via electrode are conducted at different timings has been described above specifically. It is needless to say that the process (simultaneous process) in which burying of a first-level wiring as shown in
FIGS. 12 to 15 and burying of a through via electrode are simultaneously conducted may be employed. The different timing process has the merit of conducting the process easily, while the simultaneous process has the merit of simplifying process steps. - 3. Global Description on the Process after Completion of an FEOL Step in the Method of Manufacturing a Semiconductor Integrated Circuit Device According to First Embodiment of the Invention (Mainly from
FIG. 16 toFIG. 27 ) - A bonding or stacking method of a semiconductor substrate will be described specifically with D2D (Die-to-Die) bonding through B2F (Back-to-Face) bonding as an example, but needless to say, F2F (Face-to-Face) bonding may be employed instead. As a stacking method, needless to say, either W2W (Wafer-to-wafer) stacking or D2W (Die-to-Wafer) stacking may be employed. This W2W method embraces a reconfigured wafer obtained by re-arraying known good dies on a wafer or a wafer-like substrate. Similarly, both B2F bonding and F2F bonding can be applied to W2W stacking or D2W stacking.
- In the following description, bonding of substrates is described specifically with solder bonding as one example, but it is needless to say that bonding with a tin-copper intermetallic or bonding with another metal such as copper, silver, or gold may be employed.
-
FIG. 16 is a schematic cross-sectional view (at the time of completion of a FEOL step, that is, a view corresponding toFIG. 4 ) of the entire wafer for globally describing a process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 17 is a schematic cross-sectional view (a step of forming a first-level buried wiring) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 18 is a schematic cross-sectional view (a step of making a probe test of a wafer on a pad) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 19 is a schematic cross-sectional view (a step of making a probe test of a wafer on a bump) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 20 is a schematic cross-sectional view (a wafer edge trimming step) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 21 is a schematic cross-sectional view (a glass support plate attaching step) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 22 is a schematic cross-sectional view (a back grinding step) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 23 is a schematic cross-sectional view (a back etching step) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 24 is a schematic cross-sectional view (a step of forming a backside insulating film and a backside pad) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 25 is a schematic cross-sectional view (a step of mounting on a dicing tape and removing the glass support plate) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 26 is a schematic cross-sectional view (a step of dicing and die bonding onto another chip) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 27 is a schematic cross-sectional view (a step of die bonding onto a wiring substrate) of the entire wafer for globally describing the process after completion of a FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention. Based on these drawings, a global description will next be made on the process after completion of an FEOL step in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention. -
FIG. 4 is shown asFIG. 16 from a more global viewpoint. FromFIG. 16 toFIG. 27 (also,FIG. 28 ), the structure in the semiconductor substrate except for a structure having a direct relationship with the through via and through via electrode is omitted (for example, an impurity-doped region and STI region) in order to avoid complicating the drawings. - Next, as shown in
FIG. 17 , a through viaelectrode 9 is formed as described above inSection 2. Then, for example, simultaneously with the formation of a first-level buriedwiring 8 on aconductive plug 7, a first-level buriedwiring 8 is formed on the through viaelectrode 9 as needed. - Next, as shown in
FIG. 18 , a multilayer intermediate-level buried wiring 19 (for example, a copper-based buried wiring made by the dual damascene process) buried in an intermediate-level & upper-levelinterlayer insulating film 21 made mainly of a silicon oxide-based insulating film (for example, a low-k porous SiOC-based silicon oxide film) is formed on a first-level wiringinterlayer insulating film 12 as needed. Next, on the intermediate-level buriedwiring 19, formed is an uppermost-level wiring 22 (an uppermost-level buried wiring, for example, a copper-based buried wiring formed, for example, by the dual damascene process) except for a pad layer buried in the intermediate-level & upper-levelinterlayer insulating film 21. Here, the first-level wiringinterlayer insulating film 12, the intermediate-level & upper-levelinterlayer insulating film 21, and the like constitute a wiringinterlayer insulating film 20. Then, in the wiringinterlayer insulating film 20 on the uppermost-level wiring 22, for example, atungsten plug 23 is buried as an upper layer. Next, on the wiringinterlayer insulating film 20, anelectrode pad 24 p (for example, an aluminum pad) is formed and a portion thereon except for a pad opening is covered with afinal passivation film 25. Preferred examples of thefinal passivation film 25 include a silicon oxide-based insulating film and a silicon nitride-based insulating film, and a composite film thereof (they are called “inorganic final passivation film”, collectively). An organic final passivation film (for example, a polyimide-based resin film) may be formed on the inorganic final passivation film. Next, for example, aprobe 51 is brought into contact with theelectrode pad 24 p to conduct a wafer probe test. This test is, needless to say, not essential. - Next, as shown in
FIG. 19 , ametal bump electrode 26 such as copper bump electrode is formed on theelectrode pad 24 p via an UBM (under bump metal) layer, for example, by electroplating. Next, on thecopper bump electrode 26, for example, a solder barrier metal film 27 (for example, a nickel film) is formed by electroplating or the like. Then, on the solderbarrier metal film 27, a solder layer 28 (for example, a tin-silver-based solder) such as lead-free solder is formed by electroplating or the like. Next, theprobe 51 is brought into contact with thesolder layer 28 to conduct a wafer probe test. This test is, needless to say, not essential. - Then, as shown in
FIG. 20 , edge trimming of thewafer 1 on thedevice surface 1 a side is conducted as needed. - Next, as shown in
FIG. 21 , a support substrate 31 (for example, a glass support wafer) is attached to thedevice surface 1 a side of thewafer 1 via anadhesive layer 29. - Next, as shown in
FIG. 22 , theback surface 1 b (second main surface) of thewafer 1 is subjected to film thinning treatment such as back grinding treatment while having thesupport substrate 31 on the wafer to expose the lower end portions of the through viaelectrode 9, more precisely, the lower end portion of the through via main-metal electrode 9 a. By the film thinning treatment conducted here, the thickness of the wafer is reduced to a value close to the target thickness of the final wafer. The grinding amount is therefore a difference obtained by subtracting the target thickness of the wafer (for example, about 50 μm) from the original thickness of the wafer (for example, about 700 μm). - Next, as shown in
FIG. 23 , the through viaelectrode 9 and the like are protruded a little from theback surface 1 b of thewafer 1 by slightly etching the silicon substrate on theback surface 1 b side of thewafer 1 by using, for example, dry etching (using a halogen-based gas as a gas system). This etching is so-called back etching. - Next, as shown in
FIG. 24 , a resin film such as polyimide is applied, as abackside insulating film 32, to almost the entire surface of thewafer 1 on theback surface 1 b side, followed by CMP or etch-back to planarize it and expose the lower end portions of the through viaelectrode 9 again. Next, for example, a titanium film, a copper film, a nickel film, and the like are formed in the order of mention from thewafer 1 side on almost the entire surface of thewafer 1 on theback surface 1 b side, for example, by sputtering. The resulting film stack is then patterned, for example, by wet etching to form abackside pad 33. Next, by exposing the wafer to ultraviolet rays through thesupport substrate 31 to reduce the adhesive force of theadhesive layer 29, thesupport substrate 31 and theadhesive layer 29 are removed from thesurface 1 a (device surface) of thewafer 1. - Next, as shown in
FIG. 25 , theback surface 1 b of the wafer 1 (1 x) is attached to a dicingtape 34 attached to a dicing frame. In this state, the wafer 1 (1 x) is divided into individual chip regions, for example, by dicing. - Next, as shown in
FIG. 26 , thebackside pad 33 on theback surface 1 b of the divided chip 2 (2 x) is bonded to, for example, thebump electrode 30 on thedevice surface 1 a of another chip 2 (2 y) formed in a similar manner, for example, by solder bonding. By this bonding, a plurality of through via electrodes is coupled to bump electrodes provided on another semiconductor substrate. - Next, as shown in
FIG. 27 , thebump electrode 30 on thedevice surface 1 a of the chip 2 (2 x) and anupper land 36 on the upper surface of amultilayer wiring substrate 35 are coupled to each other, for example, by solder bonding (meaning flip chip bonding). Next, an external solder bump electrode 38 (solder ball) is attached (meaning, ball mounting) to alower land 37 on the lower surface of themultilayer wiring substrate 35, for example, by reflow. As a result, BGA (ball grid array) is almost completed. - 4. A Supplementary Description on a Wafer Probe Test in the Method of Manufacturing a Semiconductor Integrated Circuit Device According to First Embodiment of the Invention (
FIG. 28 ). - This Section describes an additional technology useful for overcoming the problems which may occur in the wafer probe test conducted at each time in the manufacture. This method is therefore not essential.
-
FIG. 28 is a schematic circuit diagram in a chip region in a wafer for providing a supplementary description on a wafer probe test in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention. Based on this drawing, a supplementary description on a wafer probe test in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention will be made. - In Embodiments which have been described previously (for example,
FIG. 18 orFIG. 19 ), almost all the through viaelectrodes 9 have continuity to the substrate region Is of thewafer 1. When some of the through viaelectrodes 9 are electrically coupled to an electrode (electrode pad 24 p or bump electrode 30) to be used for the wafer probe test and the electrode is a data input electrode, it is sometimes impossible to make the test. - An example of a method for avoiding such an inconvenience will next be described. Supposing that as shown in
FIG. 28 , for example, an output electrode pad 24 pg, a data input electrode pad 24 pi, and the like are electrically coupled to an LSI internal circuit IC of thischip 2 and this data input electrode pad 24 pi is coupled to one of through viaelectrodes electrode 9 x, even if data is input to the data input electrode pad 24 pi, it is sometimes impossible to make a test normally due to an influence of the semiconductor substrate portion is, for example, at a ground potential. - In this example, to avoid such a case, for example, a switch or switch circuit SW is inserted between the LSI internal circuit IC and the input/output circuit 1F to switch off by a signal from a switch control electrode pad 24 ps (usually, ON state). This enables a normal probe test.
- 5. Supplementary Description on VC (Voltage Contrast) Test in the Method of Manufacturing a Semiconductor Integrated Circuit Device According to First Embodiment of the Invention (Mainly,
FIGS. 29 and 30 ) - In this section, a description will be made on a conduction test of a through via electrode by using electron beams or the like, which test is conducted, for example, in the step (at the time of completion of filling of a through via) of
FIG. 11 inSection 2. -
FIG. 29 is a schematic cross-sectional view of the wafer at the periphery of the through via for providing a supplementary description on a PVC (positive voltage contrast) test in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 30 is a schematic cross-sectional view of the wafer at the periphery of the through via for providing a supplemental description on a NVC (negative voltage contrast) test in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention. Based on them, a supplementary description on the VC (voltage contrast) tests in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention will next be made. - (1) Description on PVC Test (Mainly
FIG. 29 ) - This voltage contrast test can be roughly classified into two types. One is a PVC (positive voltage contrast) test in which the
surface 1 a side of thewafer 1 is positively charged, while the other one is an NVC (negative voltage contrast) test in which thesurface 1 a side of thewafer 1 is negatively charged. First, the PVC test is described. - In the PVC test, as shown in
FIG. 29 , when a through viaelectrode 9 n is normal, electrons are supplied thereto from the semiconductor substrate portion is so that charging does not proceed and the electrode looks bright. On the other hand, when a through viaelectrode 9 d is in a non-conducting state, no electrons are supplied thereto from the semiconductor substrate portion is so that charging proceeds and the electrode looks dark. - Thus, since in the manufacturing steps, the bottom of all the through via electrodes is substantially electrically coupled to the semiconductor substrate portion is, it becomes possible to distinguish easily between an abnormal through via electrode and a normal through via electrode in a very early stage after completion of the burying of the through via electrode. This also applies completely to the following NVC test.
- (2) Description on NVC Test (Mainly,
FIG. 30 ) - In the NVC test, as shown in
FIG. 30 , the through viaelectrode 9 n is normal and electrons are supplied thereto from the semiconductor substrate portion is so that charging does not proceed and the electrode looks dark. On the other hand, when the through viaelectrode 9 d is in a non-conducting state, no electrons are supplied thereto so that charging proceeds and the electrode looks bright. - (3) Appropriate Timing of these Tests
- Examples of the appropriate timing of these tests include steps shown in
FIG. 11 inSection 2,FIG. 38 ,FIG. 42 , andFIG. 51 (each, at the time of completion of filling of the through via). Thus, it is possible to relatively easily test the conduction state of many (a plurality of) through via electrodes immediately after the completion (without waiting for the subsequent step) by exposing the device surface of the wafer to electron beams. - 6. Supplementary Description on Improvement in Contact Resistance at Via Bottom in the Method of Manufacturing a Semiconductor Integrated Circuit Device According to First Embodiment of the Invention (Mainly, from
FIG. 31 toFIG. 33 ). - This section describes an additional method for further improving the electrical coupling state between the through via
electrode 9 and the semiconductor substrate portion is which has been described previously. -
FIG. 31 is a schematic cross-sectional view (a step of introducing a through-via bottom heavily doped region) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 and corresponding toFIG. 9 for providing a supplementary description on improvement in contact resistance at the via bottom in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 32 is a schematic cross-sectional view (a step of introducing a through-via bottom silicide layer) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 and corresponding toFIG. 9 for providing a supplementary description on improvement in contact resistance at the via bottom in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 33 is a schematic cross-sectional view (a step of burying and planarizing a through via electrode) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 and corresponding toFIG. 15 for providing a supplementary description on improvement in contact resistance at the via bottom in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention. Based on them, a supplementary description will be made on the improvement in contact resistance at the via bottom in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention. - (1) Description on Introduction of Heavily Doped Region to Through-Via Bottom (Mainly
FIG. 31 ) - As shown in
FIG. 31 , to the semiconductor substrate portion is (for example, a p type silicon substrate) is introduced a p type impurity (for example, boron) at a higher concentration than that of the semiconductor substrate portion from thedevice surface 1 a of thewafer 1, for example, by ion implantation, for example, at a stage of completion of removal of the insulating film from the through-viabottom 16 b ofFIG. 9 . The following is a formal example of implantation conditions: an implantation angle: substantially right angle, dose: for example, about 1×1015/cm2, and implantation energy: for example, about 50 KeV. By providing a heavily-dopedregion 39 in the semiconductor substrate portion is at the through-viabottom 16 b, an ohmic contact can be formed between the through viaelectrode 9 and the semiconductor substrate portion is. - The ion implantation may be conducted using a pattern such as resin film. Alternatively it may be conducted in self alignment without using the resist film and in this case, the process becomes simpler. Using a resist film, on the other hand, improves freedom of the process.
- The ion implantation may be conducted, as shown in FIG. 8, while having an insulating film at the bottom of the through-via bottom. In this case, however, a little higher implantation energy is required. This method has also the merit of facilitating the process.
- It is also possible to carry out ion implantation while having a sacrificial oxide film on the bottom of the through via as shown in
FIG. 9 . This has the merit of excluding introduction of contaminants. - When the
semiconductor substrate portion 1 s is an N type, impurities to be introduced are N type, for example, phosphorus or arsenic. - As described above, according to such a process, since a region having the same conductivity type as that of the substrate portion and being heavily doped is formed in the semiconductor substrate portion in the vicinity of the lower end of each of the through via electrodes at least at the time of completion of filling of the through via (for example,
FIG. 11 ), each of the through via electrodes and the semiconductor substrate portion are in good contact. - (2) Description on Introduction of Metal Silicide Film to Through-Via Bottom (Mainly,
FIG. 32 ) - After the step of
FIG. 31 , as shown inFIG. 32 , the contact resistance can be reduced further by forming a metal silicide film 46 (examples of the material therefor include nickel-based silicide, tungsten silicide, cobalt silicide, and platinum-based silicide) on the surface of the heavily-dopedregion 39. Since the metal silicide layer is formed between each of the through via electrodes and the semiconductor region in the vicinity thereof, it has the merit of improving mutual contact between them. - (3) Description on Modification Example of Detailed Structure of Barrier Metal Film on Inner Surface of Through Via (Mainly
FIG. 33 ) - As shown in
FIG. 33 , for example, after completion of removal of the insulating film from the through-viabottom 16 b inFIG. 9 but prior to formation of the through-viabarrier metal film 9 b, that is, a titanium nitride film inFIG. 10 , a relativelythin titanium film 9 c (having a thickness of, for example, 10 nm) is formed almost all over the surface of thewafer 1 on thedevice surface 1 a side, for example, by sputtering. By using a titanium film as an outside film and a titanium nitride film as an inside film to form a barrier metal structure, good contact characteristics can be secured due to improved adhesion of the titanium film to the oxide film or the like and reducing action to silicon. - 7. Description on Modification Example (a Via Last Process) of Through Via Formation Process in the Method of Manufacturing a Semiconductor Integrated Circuit Device According to First Embodiment of the Invention (Mainly, from
FIG. 34 toFIG. 39 ). - In this section, an example of a via last process will be described as a modification example of the process described in
Section 2 or the like in the timing of through via formation. The flow of the process is fundamentally similar to that described inFIG. 4 toFIG. 27 except for the portion of the through via, because the timing of through via formation is transferred from the time of completion of the premetal region to the time of completion of the uppermost-level buriedwiring 22. Accordingly, a portion which varies depending on the transfer of the timing of the through via formation will hereinafter be described in principle. - Here, a via last process in which formation of a through via is started after substantial completion of a buried wiring forming step will be described. To simplify drawings, the structure of the second or higher-level buried wirings which is a dual damascene structure is shown as a simple structure similar to that of the first-level buried wiring which is a single damascene structure.
-
FIG. 34 is a schematic cross-sectional view (at the time of completion of an uppermost-level buried wiring forming step) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing a modification example (a via last process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 35 is a schematic cross-sectional view (a step of patterning a through via forming resist film) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing the modification example (the via last process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 36 is a schematic cross-sectional view (a step of forming a through via) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing the modification example (the via last process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 37 is a schematic cross-sectional view (a step of forming a through-via liner insulating film and a through-via barrier metal film) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing the modification example (the via last process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 38 is a schematic cross-sectional view (a step of burying and planarizing a through via electrode) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing the modification example (the via last process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 39 is a schematic cross-sectional view (a final passivation step) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing the modification example (a via last process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention. Based on them, the modification example (the via last process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention will next be described. - As shown in
FIG. 34 , similar to fromFIG. 4 toFIG. 18 , a lower-level & intermediate-level buriedwiring 42 is formed, followed by completion of burying of an uppermost-level wiring 22 (uppermost level buried wiring) except for a pad layer and the like. - Next, as shown in
FIG. 35 , similar toFIG. 5 , a through via forming resistfilm 15 is formed almost all over the surface of thewafer 1 on thedevice surface 1 a (surface) side, followed by patterning using, for example, typical lithography. - Next, as shown in
FIG. 36 , similar toFIG. 6 , with the patterned through-via forming resistfilm 15 as a mask, a through via 16 (having, for example, a top diameter of about 20 μm and a depth of about 60 μm) penetrating through the wiringinterlayer insulating film 20 and thepremetal insulating film 6 and reaching the inside of thesemiconductor substrate portion 1 s is formed by anisotropic dry etching (using, as a gas system, a fluorocarbon-based one for the insulating film portion and a halogen-based one for the substrate portion). Then, the resist film which becomes unnecessary is removed, for example, by ashing. - Next, as shown in
FIG. 37 , similar toFIG. 7 , a silicon oxide-based insulating film (for example, an ozone TEOS film having a thickness of about 200 nm) is formed, for example, by CVD, on almost all over the surface of thewafer 1 on thedevice surface 1 a side (surface side) to form a through-vialiner insulating film 11. Next, as inFIGS. 8 and 9 , the through-vialiner insulating film 11 is removed by anisotropic dry etching from thebottom portion 16 b of the through-via liner insulating film 11 (hole). Next, as inFIG. 10 , a titanium nitride film (having a thickness of, for example, about 30 nm) is formed as a through-viabarrier metal film 9 b, for example, by MOCVD (metal organic CVD) or sputtering (for example, ionized sputtering) almost all over the surface of thewafer 1 on thedevice surface 1 a side (including the inner surface of the through via 16). - Next as shown in
FIG. 38 , as inFIG. 11 , a copper seed film is formed, for example, by sputtering (for example, ionized sputtering) on the through-viabarrier metal film 9 b and all over the surface (including the inner surface of the through via 16) of thewafer 1 on thedevice surface 1 a side. Next, for example, by electroplating with the copper seed film as a seed layer, a copper film (including a seed film) is formed all over the surface (including the inner surface of the through via 16) so as to fill the through via 16. Next, by metal CMP, the copper film and the through-viabarrier metal film 9 b outside the through via 16 are removed by metal CMP to form a through viaelectrode 9 comprised of the through viamain metal electrode 9 a (copper film), the through-viabarrier metal film 9 b, and the like. - Next, as shown in
FIG. 39 , as inFIG. 18 , an under-padinterlayer insulating film 20 p is formed on the uppermost-level wiring 22 and anupper tungsten plug 23 is buried therein. Next, as inFIG. 18 , anelectrode pad 24 p (for example, an aluminum-based pad) is formed on the under-padinterlayer insulating film 20 p and a portion thereon except for the pad opening is covered with afinal passivation film 25. As a result, at least one of the through via electrodes is electrically coupled to the pad with a wiring belonging to the pad layer. - Steps subsequent thereto are similar to those described referring to from
FIG. 18 toFIG. 27 so that an overlapping description is omitted here. - In the example so far described in this section, a through via electrode is formed during the step of forming an uppermost-level wiring except for the pad layer. It has therefore the merit of forming the electrode separately from the step of forming an intermediate- or lower level wiring which requires minute processing. In short, it has the merit of forming the through via electrode by using a processing apparatus with relatively rough accuracy.
- 8. Description on a Modification Example (a Via First-Polysilicon Process) of the Through Via Formation Process in the Method of Manufacturing a Semiconductor Integrated Circuit Device According to First Embodiment of the Invention (Mainly, from
FIG. 40 toFIG. 46 ) - In this section, an example of a via first-polysilicon process will be described as an example of the process described in
Section 2 and the like modified in the formation timing of a through via. The flow of the process is fundamentally similar to that described inFIG. 4 toFIG. 27 except for the portion of the through via, because only the timing of through via formation is shifted from the time of completion of a premetal region to the time of completion of an STI region and a portion of an impurity doped region (for example, an N well region WN, a p well region WP, and the like inFIG. 2 ). A portion which varies according to the shifting of the timing of the through via formation will therefore be described hereinafter in principle. -
FIG. 40 is a schematic cross-sectional view (a step of forming a through via) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing a modification example (a via first-polysilicon process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 41 is a schematic cross-sectional view (a step of forming a through-via liner insulating film and etching) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing the modification example (the via first-polysilicon process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 42 is a schematic cross-sectional view (a step of burying and planarizing a through via electrode) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing the modification example (the via first-polysilicon process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 43 is a schematic cross-sectional view (a step of forming a gate insulating film) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing the modification example (the via first-polysilicon process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 44 is a schematic cross-sectional view (a step of etching the gate insulating film) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing the modification example (the via first-polysilicon process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 45 is a schematic cross-sectional view (a step of forming a gate electrode film) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing the modification example (the via first-polysilicon process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 46 is a schematic cross-sectional view (a step of processing the gate electrode film) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing the modification example (the via first polysilicon process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention. Based on them, the modification example (the via first-polysilicon process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention will be described. - As shown in
FIG. 40 , a through via forming resist film 15 (having a thickness of, for example, about 5 μm) is formed almost all over the surface of thewafer 1 on thedevice surface 1 a side when anSTI region 3 and the like are completed, followed by patterning, for example, by typical lithography. Then, with the patterned through via forming resistfilm 15 as a mask, anisotropic dry etching is conducted to form a through via 16 (having a top diameter of about 3 μm and a depth of about 20 μm) having a substantially circular planar shape. The resist film which becomes unnecessary is then removed, for example, by ashing. The inner side surface 16 i of the through via 16 may be perpendicular or slightly tapered toward the bottom. - Then, as shown in
FIG. 41 , as inFIG. 7 , a silicon oxide-based insulating film (for example, an ozone TEOS film having a thickness of about 200 nm) is formed, for example, by CVD almost all over the surface of thewafer 1 on thedevice surface 1 a side to form a through-vialiner insulating film 11. Next, as inFIG. 8 , a through-via bottom insulating film removing resist film 17 (having a thickness of for example, about 1 μm) is formed almost all over the surface of thewafer 1 on thedevice surface 1 a side, followed by patterning, for example, by typical lithography. Then, as inFIG. 9 , for example, with the patterned through-via bottom insulating film removing resistfilm 17 as a mask, anisotropic dry etching is conducted to remove the insulating film from the through-viabottom 16 b. Then, the resist film which becomes unnecessary is removed, for example, by ashing. - Next, as shown in
FIG. 42 , thedevice surface 1 a of thewafer 1 is thermally oxidized to form a thin silicon oxide film (sacrificial film). For example, a boron-doped polysilicon film is then formed all over the sacrificial film, for example, by CVD so as to fill the through via 16 therewith. Then, the polysilicon film outside the through via 16 is removed, for example, by dry etchback and the sacrificial film is also removed, for example, by wet etching. As a result, a polysilicon through viaelectrode 9 p is buried in the through via 16. - Next, as shown in
FIG. 43 , agate insulating film 4 is formed almost all over thedevice surface 1 a of thewafer 1. - Next, as shown in
FIG. 44 , for example, a gate insulating film etching resistfilm 43 is formed almost all over the surface of thewafer 1 on thedevice surface 1 a side, followed by patterning, for example, by typical lithography. Then, with the patterned gate insulating film etching resistfilm 43 as a mask, thegate insulating film 4 is etched to form an opening on the polysilicon through viaelectrode 9 p. The resist film which becomes unnecessary is then removed, for example, by ashing. - As shown in
FIG. 45 , a conductive film 5 (for example, a polysilicon film) to be a gate electrode is formed almost all over thedevice surface 1 a of thewafer 1, for example, by CVD. - Next, as shown in
FIG. 46 , a gate electrode processing resistfilm 44 is formed almost all over thedevice surface 1 a of thewafer 1, followed by patterning, for example, by typical lithography. Next, with the patterned gate electrode processing resistfilm 44 as a mask, for example, anisotropic dry etching is conducted to pattern thegate electrode 5 and the like. Then, the resist film which becomes unnecessary is removed, for example, by ashing. - After that, introduction of a source and a drain, formation of a sidewall, formation of a premetal
insulating film 6, burying of aconductive plug 7, and the like are conducted to obtain a structure similar to that ofFIG. 4 orFIG. 16 . - In the example described in this section, for example, burying of a through via electrode is conducted during a gate electrode forming step and is conducted with a timing (different timing process) different from that of forming a gate electrode film. Alternatively, it may be conducted simultaneously with the formation of the gate electrode film (simultaneous process). The former one has the merit of facilitating the process, while the latter one has the merit of simplifying the process step.
- 9. Description on a Modification Example (a Via First Contact Process) of the Through Via Formation Process in the Method of Manufacturing a Semiconductor Integrated Circuit Device According to First Embodiment of the Invention (Mainly, from
FIG. 47 toFIG. 54 ) - This section describes an example of a via first contact process as an example of the process described in
Section 2 and the like modified in the through via formation timing. The flow of the process is fundamentally similar to that described in fromFIG. 4 toFIG. 27 except for the portion of the through via, because only the starting timing of through via formation is shifted from the time of completion of a premetal region to the time of completion of a gate electrode (for example, after patterning of the gate electrode, introduction of a source and a drain, formation of a sidewall, and the like but prior to the formation of a premetal insulating film 6). Accordingly, only a portion which varies according to the shifting of the timing of the through via formation will hereinafter be described in principle. -
FIG. 47 is a schematic cross-sectional view (a step of forming an thorough via) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing a modification example (a via first contact process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention. FIG. 48 is a schematic cross-sectional view (a step of forming a through-via liner insulating film) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing the modification example (the via first contact process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 49 is a schematic cross-sectional view (a step of removing a through-via bottom insulating film) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing the modification example (the via first contact process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 50 is a schematic cross-sectional view (a step of forming a through-via barrier metal film) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing the modification example (the via first contact process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 51 is a schematic cross-sectional view (a step of burying and planarizing a through via electrode) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing the modification example (the via first contact process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 52 is a schematic cross-sectional view (a step of forming a contact hole) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing the modification example (the via first contact process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 53 is a schematic cross-sectional view (a step of forming a metal plug barrier metal film) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing the modification example (the via first contact process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention.FIG. 54 is a schematic cross-sectional view (a step of burying and planarizing a conductive plug) showing the region R1 of the wafer at the peripheries of the MISFET and through via cut out fromFIG. 2 for describing the modification example (the via first contact process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention. Based on them, the modification example (via first contact process) of the through via formation process in the method of manufacturing a semiconductor integrated circuit device according to First Embodiment of the invention will be described. - For example, after completion of the gate electrode, as shown in
FIG. 47 , a through via forming resist film 15 (having a thickness of, for example, about 5 μm) is formed almost all over the surface of thewafer 1 on thedevice surface 1 a side, followed by patterning, for example, by typical lithography. Next, with the patterned through via forming resistfilm 15 as a mask, for example, anisotropic dry etching is conducted to form a through via 16 (having a top diameter of, for example, about 3 μm and a depth of about 20 μm) having a substantially circular planar shape. Then, the resist film which becomes unnecessary is removed, for example, by ashing. The inner side surface 16 i of the through via 16 may be perpendicular or slightly tapered toward the bottom. - Then, as shown in
FIG. 48 , a silicon oxide-based insulating film (for example, an ozone TEOS film having a thickness of, for example, about 200 nm) is formed, for example, by CVD almost all over the surface of thewafer 1 on thedevice surface 1 a side to form a through-vialiner insulating film 11 and a mainpremetal insulating film 6 a. Next, a silicon oxide-based insulating film (a plasma TEOS film having a thickness of, for example, about 100 nm) is formed almost all over the surface of thewafer 1 on thedevice surface 1 a side as a cap-layerpremetal insulating film 6 b, for example, by CVD. - Next, as shown in
FIG. 49 , for example, with the through-via bottom insulating film removing resistfilm 17 as a mask, the cap-layerpremetal insulating film 6 b in the through via 16 and the through-vialiner insulating film 11 on the through-viabottom 16 b are removed. The resist film which becomes unnecessary is then removed, for example, by ashing. - Next, as shown in
FIG. 50 , a titanium nitride film (having a thickness of, for example, about 30 nm) is formed on almost the whole surface (including the inner surface of the through via 16) of thewafer 1 on thedevice surface 1 a side as a through-viabarrier metal film 9 b, for example, by MOCVD (metal organic CVD) or sputtering (ionized sputtering). - Next, as shown in
FIG. 51 , a tungsten film is formed on thetitanium nitride film 9 b and on almost the entire surface (including the inner surface of the through via 16) of thewafer 1 on thedevice surface 1 a side, for example, by CVD (using, as a gas system, B2H6/WF6, for nucleation and H2/WF6 for blanket) so as to fill the through via 16. Next, metal CMP is conducted to remove the tungsten film and thetitanium nitride film 9 b outside the through via 16. - Next, as shown in
FIG. 52 , a contact hole forming resistfilm 45 is formed almost all over the surface of thewafer 1 on thedevice surface 1 a side, followed by patterning, for example, by typical lithography. With thus-patterned contact hole forming resistfilm 45 as a mask, acontact hole 40 is formed, for example by anisotropic dry etching (using, for example, a fluorocarbon-based gas as a gas system). The resist film which becomes unnecessary is then removed, for example, by ashing. - Next, as shown in
FIG. 53 , a titanium nitride film is formed as a metal plugbarrier metal film 7 b almost all over the surface (including the inner surface of the contact hole 40) of thewafer 1 on thedevice surface 1 a side, for example, by MOCVD or sputtering (for example, ionized sputtering). - Next, as shown in
FIG. 54 , atungsten film 7 a is deposited on almost the entire surface (including the inner surface of the contact hole 40) of thewafer 1 on thedevice surface 1 a side, for example, by CVD (using, as a gas system, B2H6/WF6 for nucleation and H2/WF6 for blanket) so as to fill thecontact hole 40. Next, metal CMP is conducted to remove thetungsten film 7 a and the metal plugbarrier metal film 7 b outside thecontact hole 40. The state equivalent to that ofFIG. 4 except that the through viaelectrode 9 has already been completed can be obtained. - Steps subsequent thereto are therefore fundamentally the same as those shown in from
FIG. 5 toFIG. 27 so that an overlapping description is omitted here. - In the example described above in this section, burying of the through via electrode is conducted during the contact formation step and it is conducted at a timing different from that of the formation of the contact plug (different timing process). Alternatively, it is conducted simultaneously with the formation of the contact plug (simultaneous process). The different timing process has the merit of facilitating the process, while the simultaneous process has the merit of simplifying the process step.
- 10. Supplementary Description on the Above-Mentioned Embodiment (Including Modification Examples) and General Consideration
- (1) Problems of TSV and Characteristics of Each Example:
- In TSV, that is, a through via electrode formed in a through hole made in a semiconductor substrate such as silicon substrate, the lower end is usually closed before thinning of a wafer in the through-via preceding front-via type process mainly described herein, which makes it difficult to conduct a conduction test of the through via electrode. In addition, the semiconductor substrate portion of the wafer is usually insulated from each of the through via electrodes so that there is a possibility of defects such as gate breakdown occurring when undesirable charge-up is caused by the process after burying of the through via electrodes.
- In the above-mentioned embodiment (including modification examples), with a combination of processes, that is, hole formation in a semiconductor substrate and formation of a liner insulating film on the inner surface of the hole, suited for microfabrication as a base, a through via electrode structure with an electrically opened lower end is used in combination to achieve a through via electrode process suited for microfabrication, which will be described below specifically.
- (2) Consideration on the Timing of Through Via Electrode Formation:
- The via middle process as described mainly in from
Section 1 toSection 6 has the merit of forming a low-resistance through via electrode because microfabrication of a lower-level wiring (for example, the first-level buried wiring) can be used and at the same time, copper or the like can be used as a main material of the through via electrode. - On the other hand, the via middle process described mainly in
Section 7 cannot use microfabrication used in a via middle process or a via first process, but it has the merit of using low-resistance copper or the like as a main material of a through via electrode after substantial completion of the wafer process. - Since in the via first-polysilicon process as described mainly
Section 8, the through via electrode is formed before introduction of a source-drain step, the process is advantageous from the standpoint of thermal budget. Polysilicon is a very stable material in the process and it does not cause any contamination. Addition of boron (or phosphorus, or the like), on the other hand, markedly increases the resistance, compared with even tungsten or the like. The via first-polysilicon process belongs to the via first process so that it has the merit of using microfabrication of the FEOL step. - The via first-contact process as described mainly in
Section 9 can use a relatively low-resistance material such as tungsten as a main material of the through via electrode so that it can realize relatively low resistance. The via first-contact process belongs to the via first process so that it has the merit of using microfabrication of the FEOL step. - 11. Summary
- The invention made by the present inventors has been described specifically based on the embodiment. It should however be borne in mind that the invention is not limited to or by it. Needless to say, it can be changed without departing from the gist of the invention.
- For example, in the above-mentioned embodiment, the invention is described specifically with a gate first process as a main example. The invention is not limited to it but, needless to say, can be applied to a FUSI process, a High-k first & gate last process, a High-k & gate last process, a P side gate last hybrid process, and the like.
- In the above-mentioned embodiment, a structure using a copper-based buried wiring (including a silver-based buried wiring or the like) is described specifically. The invention is not limited to a structure using a buried wiring as a main wiring system, but needless to say, can be applied to a structure using an aluminum-based non-buried wiring as a main wiring system.
- Moreover, in the above-mentioned embodiment, the invention is described with a pad layer mainly comprised of an aluminum-based non-buried wiring (including a pad layer comprised only of a pad) as an example, but the invention is not limited to it. It is needless to say that the invention can also be applied to a pad layer comprised of a copper-based buried wiring (including a silver-based buried wiring and including a pad layer comprised only of a pad).
Claims (17)
1. A method of manufacturing a semiconductor integrated circuit device comprising:
forming a hole in a semiconductor wafer from a first surface side of the semiconductor wafer, the hole having a side surface and a bottom surface;
forming a barrier metal over the side surface and the bottom surface of the hole;
forming a first metal in the hole after forming the barrier metal;
removing the barrier metal formed over the bottom surface of the hole from a second surface side of the semiconductor wafer after forming the first metal, the second surface side being opposite to the first surface side of the semiconductor wafer;
forming a second metal covering the first metal at the bottom surface of the hole where the barrier metal was removed.
2. The method of manufacturing a semiconductor integrated circuit device according to claim 1 , further comprises:
forming a protrusion by etching the semiconductor wafer from the second surface side of the semiconductor wafer, the protrusion comprising at least a portion of the barrier metal and the protrusion extending from the second surface side of the semiconductor wafer; and
forming an insulating film over the etched second side surface of the semiconductor wafer.
3. The method of manufacturing a semiconductor integrated circuit device according to claim 1 , wherein the second metal comprises one of titanium, nickel and copper.
4. The method of manufacturing a semiconductor integrated circuit device according to claim 1 , wherein the barrier metal comprises metal nitride.
5. The method of manufacturing a semiconductor integrated circuit device according to claim 1 , further comprising:
forming at least one semiconductor device on the first side surface of the semiconductor wafer,
wherein the forming of the hole, the barrier metal, the first metal and the second metal are performed after the forming of the at least one semiconductor device.
6. The method of manufacturing a semiconductor integrated circuit device according to claim 1 , wherein the forming of the hole, the barrier metal, the first metal and the second metal are performed in a via middle process.
7. The method of manufacturing a semiconductor integrated circuit device according to claim 1 , wherein the first metal is copper.
8. The method of manufacturing a semiconductor integrated circuit device according to claim 1 , further comprising:
forming an insulating film over the side surface and the bottom surface of the hole before the forming of the barrier metal.
9. A method of manufacturing a semiconductor integrated circuit device comprising:
preparing a semiconductor wafer having a first surface side and a second surface side which is opposite to the first surface side;
forming a hole in the semiconductor wafer from the first surface side, the hole having a side surface and a bottom surface;
forming a barrier metal in the hole;
forming a first metal in the hole after forming the barrier metal;
exposing the first metal by removing the barrier metal from the second surface side of the semiconductor wafer; and
forming a second metal over the first metal from the second surface side of the semiconductor wafer after exposing the first metal.
10. The method of manufacturing a semiconductor integrated circuit device according to claim 9 , further comprises:
forming a protrusion by etching the semiconductor wafer from the second surface side of the semiconductor wafer, the protrusion comprising at least a portion of the barrier metal and the protrusion extending from the second surface side of the semiconductor wafer; and
forming an insulating film over the etched second side surface of the semiconductor wafer before exposing the first metal.
11. The method of manufacturing a semiconductor integrated circuit device according to claim 9 , wherein the second metal comprises one of titanium, nickel and copper.
12. The method of manufacturing a semiconductor integrated circuit device according to claim 9 , wherein the barrier metal comprises metal nitride.
13. The method of manufacturing a semiconductor integrated circuit device according to claim 9 , further comprising:
forming at least one semiconductor device on the first side surface of the semiconductor wafer,
wherein the forming of the hole, the barrier metal, the first metal and the second metal are performed after the forming of the at least one semiconductor device.
14. The method of manufacturing a semiconductor integrated circuit device according to claim 9 , wherein the forming of the hole, the barrier metal, the first metal and the second metal are performed in a via middle process.
15. The method of manufacturing a semiconductor integrated circuit device according to claim 9 , wherein the first metal is copper.
16. The method of manufacturing a semiconductor integrated circuit device according to claim 9 , further comprising:
forming an insulating film over the side surface and the bottom surface of the hole before the forming of the barrier metal.
17. A method of manufacturing a semiconductor integrated circuit device comprising:
preparing a semiconductor wafer having a first surface side and a second surface side which is opposite to the first surface side;
forming a semiconductor device over the first surface side;
forming a hole in the semiconductor wafer from the first surface side after forming the semiconductor device, the hole having a side surface and a bottom surface;
forming a first insulating film over the side surface and the bottom surface of the hole;
forming a barrier metal over the first insulating film in the hole;
forming a first metal in the hole after forming the barrier metal;
exposing a side surface of the first insulating film from the second surface side after forming the first metal;
forming a second insulating film over the semiconductor wafer from the second surface side after exposing the side surface of the insulating film;
removing the second insulating film to expose the first metal from the second surface side; and
forming a second metal over the first metal from the second surface side after exposing the first metal.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/962,556 US20160093555A1 (en) | 2012-03-26 | 2015-12-08 | Method of manufacturing a semiconductor integrated circuit device |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2012069669A JP5925006B2 (en) | 2012-03-26 | 2012-03-26 | Manufacturing method of semiconductor integrated circuit device |
JP2012-069669 | 2012-03-26 | ||
US13/795,731 US9240330B2 (en) | 2012-03-26 | 2013-03-12 | Method of manufacturing a semiconductor integrated circuit device |
US14/962,556 US20160093555A1 (en) | 2012-03-26 | 2015-12-08 | Method of manufacturing a semiconductor integrated circuit device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/795,731 Continuation US9240330B2 (en) | 2012-03-26 | 2013-03-12 | Method of manufacturing a semiconductor integrated circuit device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20160093555A1 true US20160093555A1 (en) | 2016-03-31 |
Family
ID=49212216
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/795,731 Expired - Fee Related US9240330B2 (en) | 2012-03-26 | 2013-03-12 | Method of manufacturing a semiconductor integrated circuit device |
US14/962,556 Abandoned US20160093555A1 (en) | 2012-03-26 | 2015-12-08 | Method of manufacturing a semiconductor integrated circuit device |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/795,731 Expired - Fee Related US9240330B2 (en) | 2012-03-26 | 2013-03-12 | Method of manufacturing a semiconductor integrated circuit device |
Country Status (4)
Country | Link |
---|---|
US (2) | US9240330B2 (en) |
JP (1) | JP5925006B2 (en) |
CN (1) | CN103441095B (en) |
TW (1) | TWI594388B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10643926B2 (en) | 2017-12-22 | 2020-05-05 | Samsung Electronics Co., Ltd. | Semiconductor device having a structure for insulating layer under metal line |
US11087970B2 (en) * | 2018-09-03 | 2021-08-10 | Canon Kabushiki Kaisha | Bonded wafer, a method of manufacturing the same, and a method of forming through hole |
Families Citing this family (48)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8487410B2 (en) * | 2011-04-13 | 2013-07-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through-silicon vias for semicondcutor substrate and method of manufacture |
US9305865B2 (en) * | 2013-10-31 | 2016-04-05 | Micron Technology, Inc. | Devices, systems and methods for manufacturing through-substrate vias and front-side structures |
CN104078416B (en) * | 2013-03-28 | 2017-02-22 | 中芯国际集成电路制造(上海)有限公司 | Forming method of through silicon via layout structure and through silicon via interconnecting structure |
KR101397667B1 (en) * | 2013-04-25 | 2014-05-23 | 전자부품연구원 | Line of semiconductor device, and method for manufacturing line in semiconductor device |
US9093380B2 (en) * | 2013-06-05 | 2015-07-28 | Texas Instruments Incorporated | Dielectric liner added after contact etch before silicide formation |
US9105644B2 (en) * | 2013-07-23 | 2015-08-11 | Analog Devices, Inc. | Apparatus and method for forming alignment features for back side processing of a wafer |
KR20150053088A (en) * | 2013-11-07 | 2015-05-15 | 에스케이하이닉스 주식회사 | Semiconductor device and method for manufacturing the same |
EP2889901B1 (en) | 2013-12-27 | 2021-02-03 | ams AG | Semiconductor device with through-substrate via and corresponding method |
JP6547932B2 (en) * | 2013-12-27 | 2019-07-24 | ローム株式会社 | Chip component and method for manufacturing the same, and circuit assembly and electronic device provided with the chip component |
US9583417B2 (en) * | 2014-03-12 | 2017-02-28 | Invensas Corporation | Via structure for signal equalization |
US10163705B2 (en) | 2014-04-28 | 2018-12-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Profile of through via protrusion in 3DIC interconnect |
US10115701B2 (en) | 2014-06-26 | 2018-10-30 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming conductive vias by backside via reveal with CMP |
US9768066B2 (en) | 2014-06-26 | 2017-09-19 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming conductive vias by direct via reveal with organic passivation |
JP6667215B2 (en) | 2014-07-24 | 2020-03-18 | キヤノン株式会社 | X-ray shielding grating, structure, Talbot interferometer, and method of manufacturing X-ray shielding grating |
US9508642B2 (en) * | 2014-08-20 | 2016-11-29 | Globalfoundries Inc. | Self-aligned back end of line cut |
EP3218924B1 (en) | 2014-11-12 | 2020-02-12 | Femtometrix, Inc. | Systems for parsing material properties from within shg signals |
WO2016154526A1 (en) * | 2015-03-26 | 2016-09-29 | Board Of Regents, The University Of Texas System | Capped through-silicon-vias for 3d integrated circuits |
KR102366804B1 (en) | 2015-05-13 | 2022-02-25 | 삼성전자주식회사 | Method of fabricating semiconductor device |
US10748906B2 (en) | 2015-05-13 | 2020-08-18 | Samsung Electronics Co., Ltd. | Semiconductor device and method of fabricating the same |
JP6502751B2 (en) * | 2015-05-29 | 2019-04-17 | 東芝メモリ株式会社 | Semiconductor device and method of manufacturing semiconductor device |
US9620488B2 (en) * | 2015-08-19 | 2017-04-11 | Taiwan Semiconductor Manufacturing Co., Ltd. | Three-dimensional integrated circuit structure and bonded structure |
US10163655B2 (en) | 2015-11-20 | 2018-12-25 | Micron Technology, Inc. | Through substrate via liner densification |
US10147682B2 (en) * | 2015-11-30 | 2018-12-04 | Taiwan Semiconductor Manufacturing Co., Ltd. | Structure for stacked logic performance improvement |
US9935004B2 (en) * | 2016-01-21 | 2018-04-03 | Applied Materials, Inc. | Process and chemistry of plating of through silicon vias |
WO2017156245A1 (en) * | 2016-03-09 | 2017-09-14 | Xallent, LLC | Functional prober chip |
US10014255B2 (en) * | 2016-03-14 | 2018-07-03 | International Business Machines Corporation | Contacts having a geometry to reduce resistance |
US9960076B2 (en) * | 2016-08-05 | 2018-05-01 | Infineon Technologies Ag | Devices with backside metal structures and methods of formation thereof |
KR20180041297A (en) * | 2016-10-13 | 2018-04-24 | 삼성전자주식회사 | Manufacturing method of interposer and manufacturing method of semiconductor package including the same |
KR102524962B1 (en) * | 2016-11-14 | 2023-04-21 | 삼성전자주식회사 | Method for fabricating substrate structure and substrate structure fabricated by using the method |
KR102406583B1 (en) | 2017-07-12 | 2022-06-09 | 삼성전자주식회사 | Semiconductor device |
CN112164688B (en) * | 2017-07-21 | 2023-06-13 | 联华电子股份有限公司 | Chip stacking structure and manufacturing method of chip stacking structure |
CN108122889B (en) * | 2017-12-15 | 2020-10-30 | 西安科锐盛创新科技有限公司 | TSV adapter plate based on transverse diode |
JP2019140178A (en) | 2018-02-07 | 2019-08-22 | 東芝メモリ株式会社 | Semiconductor device |
US10354980B1 (en) | 2018-03-22 | 2019-07-16 | Sandisk Technologies Llc | Three-dimensional memory device containing bonded chip assembly with through-substrate via structures and method of making the same |
US10354987B1 (en) * | 2018-03-22 | 2019-07-16 | Sandisk Technologies Llc | Three-dimensional memory device containing bonded chip assembly with through-substrate via structures and method of making the same |
EP3669398A4 (en) * | 2018-03-22 | 2021-09-01 | SanDisk Technologies LLC | Three-dimensional memory device containing bonded chip assembly with through-substrate via structures and method of making the same |
JP7447016B2 (en) * | 2018-04-27 | 2024-03-11 | フェムトメトリクス, インク. | Systems and methods for characterizing semiconductor devices |
US10700041B2 (en) * | 2018-09-21 | 2020-06-30 | Facebook Technologies, Llc | Stacking of three-dimensional circuits including through-silicon-vias |
US10861808B2 (en) | 2018-11-21 | 2020-12-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bonding structure of dies with dangling bonds |
CN111211029B (en) | 2018-11-21 | 2023-09-01 | 中微半导体设备(上海)股份有限公司 | Multi-zone temperature-control plasma reactor |
DE102019006093A1 (en) * | 2019-08-29 | 2021-03-04 | Azur Space Solar Power Gmbh | Protection method for through openings of a semiconductor wafer |
US11600519B2 (en) * | 2019-09-16 | 2023-03-07 | International Business Machines Corporation | Skip-via proximity interconnect |
JP7391741B2 (en) * | 2020-03-23 | 2023-12-05 | 株式会社東芝 | Structure |
DE102020127527A1 (en) * | 2020-04-29 | 2021-11-04 | Taiwan Semiconductor Manufacturing Co., Ltd. | CONNECTION STRUCTURE AND PROCEDURES |
US11450563B2 (en) | 2020-04-29 | 2022-09-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Interconnect structure and method |
CN111883541A (en) * | 2020-06-30 | 2020-11-03 | 复旦大学 | SOI active adapter plate for three-dimensional packaging and preparation method thereof |
US20220384357A1 (en) * | 2021-05-26 | 2022-12-01 | Changxin Memory Technologies, Inc. | Semiconductor structure and method for fabricating a semiconductor structure |
US11901266B2 (en) * | 2021-08-30 | 2024-02-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device structure and method for forming the same |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110241205A1 (en) * | 2008-06-19 | 2011-10-06 | Micron Technology, Inc. | Semiconductor with through-substrate interconnect |
US20120074584A1 (en) * | 2010-09-27 | 2012-03-29 | Samsung Electronics Co., Ltd. | Multi-layer tsv insulation and methods of fabricating the same |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005026405A (en) * | 2003-07-01 | 2005-01-27 | Sharp Corp | Through electrode structure and its manufacturing method, semiconductor chip, and multichip semiconductor device |
JP4241856B2 (en) * | 2006-06-29 | 2009-03-18 | 三洋電機株式会社 | Semiconductor device and manufacturing method of semiconductor device |
WO2008083284A2 (en) | 2006-12-29 | 2008-07-10 | Cufer Asset Ltd. L.L.C. | Front-end processed wafer having through-chip connections |
JP5361156B2 (en) * | 2007-08-06 | 2013-12-04 | ラピスセミコンダクタ株式会社 | Semiconductor device and manufacturing method thereof |
JP2009147218A (en) * | 2007-12-17 | 2009-07-02 | Toshiba Corp | Semiconductor device, and method for manufacturing the same |
US8084854B2 (en) * | 2007-12-28 | 2011-12-27 | Micron Technology, Inc. | Pass-through 3D interconnect for microelectronic dies and associated systems and methods |
JP2010027973A (en) * | 2008-07-23 | 2010-02-04 | Fujitsu Microelectronics Ltd | Structure and method for detecting via defect |
JP4945545B2 (en) * | 2008-11-10 | 2012-06-06 | 株式会社日立製作所 | Manufacturing method of semiconductor device |
JP2010186870A (en) | 2009-02-12 | 2010-08-26 | Toshiba Corp | Semiconductor device |
US8471367B2 (en) | 2009-11-12 | 2013-06-25 | Panasonic Corporation | Semiconductor device and method for manufacturing semiconductor device |
US8492241B2 (en) * | 2010-10-14 | 2013-07-23 | International Business Machines Corporation | Method for simultaneously forming a through silicon via and a deep trench structure |
-
2012
- 2012-03-26 JP JP2012069669A patent/JP5925006B2/en not_active Expired - Fee Related
-
2013
- 2013-03-12 US US13/795,731 patent/US9240330B2/en not_active Expired - Fee Related
- 2013-03-13 TW TW102108854A patent/TWI594388B/en not_active IP Right Cessation
- 2013-03-26 CN CN201310099950.XA patent/CN103441095B/en not_active Expired - Fee Related
-
2015
- 2015-12-08 US US14/962,556 patent/US20160093555A1/en not_active Abandoned
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110241205A1 (en) * | 2008-06-19 | 2011-10-06 | Micron Technology, Inc. | Semiconductor with through-substrate interconnect |
US20120074584A1 (en) * | 2010-09-27 | 2012-03-29 | Samsung Electronics Co., Ltd. | Multi-layer tsv insulation and methods of fabricating the same |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10643926B2 (en) | 2017-12-22 | 2020-05-05 | Samsung Electronics Co., Ltd. | Semiconductor device having a structure for insulating layer under metal line |
US11087970B2 (en) * | 2018-09-03 | 2021-08-10 | Canon Kabushiki Kaisha | Bonded wafer, a method of manufacturing the same, and a method of forming through hole |
Also Published As
Publication number | Publication date |
---|---|
TW201401474A (en) | 2014-01-01 |
JP5925006B2 (en) | 2016-05-25 |
CN103441095A (en) | 2013-12-11 |
US20130252416A1 (en) | 2013-09-26 |
US9240330B2 (en) | 2016-01-19 |
TWI594388B (en) | 2017-08-01 |
CN103441095B (en) | 2017-03-01 |
JP2013201353A (en) | 2013-10-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9240330B2 (en) | Method of manufacturing a semiconductor integrated circuit device | |
US10504776B2 (en) | Methods for forming through-substrate vias penetrating inter-layer dielectric | |
US9991162B2 (en) | Semiconductor device and manufacturing method thereof | |
US9520327B2 (en) | Methods of forming low resistance contacts | |
TWI727383B (en) | Semiconductor structure, 3dic structure and method of fabricating the same | |
US11217482B2 (en) | Method for forming semiconductor device with resistive element | |
US20230411210A1 (en) | Self-aligned scheme for semiconductor device and method of forming the same | |
CN113451246B (en) | Integrated chip structure and forming method thereof | |
TWI758122B (en) | Semiconductor structure and method of forming thereof | |
US9589890B2 (en) | Method for interconnect scheme | |
US20210375761A1 (en) | Semiconductor Devices with Backside Routing and Method of Forming Same | |
US11715669B2 (en) | Through silicon via and method of manufacturing the same | |
US11387167B2 (en) | Semiconductor structure and manufacturing method for the same | |
US20240096805A1 (en) | Semiconductor devices with backside routing and method of forming same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |