US20160056122A1 - Semiconductor package having overhang portion - Google Patents
Semiconductor package having overhang portion Download PDFInfo
- Publication number
- US20160056122A1 US20160056122A1 US14/549,704 US201414549704A US2016056122A1 US 20160056122 A1 US20160056122 A1 US 20160056122A1 US 201414549704 A US201414549704 A US 201414549704A US 2016056122 A1 US2016056122 A1 US 2016056122A1
- Authority
- US
- United States
- Prior art keywords
- structural body
- semiconductor chip
- wire fixing
- semiconductor package
- fixing film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 135
- 239000000758 substrate Substances 0.000 claims abstract description 43
- 230000008878 coupling Effects 0.000 claims abstract description 20
- 238000010168 coupling process Methods 0.000 claims abstract description 20
- 238000005859 coupling reaction Methods 0.000 claims abstract description 20
- 239000010410 layer Substances 0.000 claims description 44
- 239000000853 adhesive Substances 0.000 claims description 10
- 230000001070 adhesive effect Effects 0.000 claims description 10
- 239000012790 adhesive layer Substances 0.000 claims description 9
- 239000012212 insulator Substances 0.000 claims description 3
- 238000005452 bending Methods 0.000 description 6
- 238000005516 engineering process Methods 0.000 description 6
- 229920001187 thermosetting polymer Polymers 0.000 description 4
- 238000004891 communication Methods 0.000 description 3
- 229910000679 solder Inorganic materials 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 238000000465 moulding Methods 0.000 description 2
- 238000010408 sweeping Methods 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 229920006336 epoxy molding compound Polymers 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 230000010365 information processing Effects 0.000 description 1
- 230000007774 longterm Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 238000010295 mobile communication Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000035515 penetration Effects 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49833—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the chip support structure consisting of a plurality of insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49861—Lead-frames fixed on or encapsulated in insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/07—Structure, shape, material or disposition of the bonding areas after the connecting process
- H01L24/09—Structure, shape, material or disposition of the bonding areas after the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45139—Silver (Ag) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45147—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4899—Auxiliary members for wire connectors, e.g. flow-barriers, reinforcing structures, spacers, alignment aids
- H01L2224/48996—Auxiliary members for wire connectors, e.g. flow-barriers, reinforcing structures, spacers, alignment aids being formed on an item to be connected not being a semiconductor or solid-state body
- H01L2224/48998—Alignment aids
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85909—Post-treatment of the connector or wire bonding area
- H01L2224/8592—Applying permanent coating, e.g. protective coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/1011—Structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Definitions
- Various embodiments generally relate to a semiconductor technology, and more particularly, to a semiconductor package having an overhang portion.
- the electronic industry may trends toward manufacturing products at reduced costs while attempting to maintain a high reliability while trying to maintain or accomplish light weight, miniaturization, high speed operations, multi-functionality and high performances.
- the package assembly technology is one of the important technologies considered in designing such products.
- the package assembly technology may deal with protecting the assembly from outside circumstances.
- the package assembly technology may include the use of a semiconductor chip having integrated circuits formed therein and may relate to easily mounting the semiconductor chip to a substrate so that operational reliability of the semiconductor chip can be secured.
- one of the schemes for electrically coupling a semiconductor chip and a substrate includes a wire bonding scheme.
- the wire bonding scheme electrically couples the semiconductor chip and the substrate with each other using wires.
- a semiconductor package may include a substrate, and a structural body disposed over the substrate.
- the semiconductor package may include a semiconductor chip stacked over the structural body, and having an overhang portion projecting over a side surface of the structural body and overhanging out over the side surface of the structural body.
- the semiconductor package may include one or more bonding pads disposed on the overhang portion, and one or more wires electrically coupling the bonding pads the substrate.
- the semiconductor package may include a wire fixing film attached onto the structural body, and overhanging out over the side surface of the structural body to fix the one or more wires.
- a semiconductor package may include a substrate, and a structural body disposed over the substrate.
- the semiconductor package may include a semiconductor chip having a plurality of bonding pads, and stacked over the structural body such that one end portion of the semiconductor chip having one or more bonding pads projects over a side surface of the structural body and overhangs from the side surface of the structural body.
- the semiconductor package may include a wire fixing film attached onto the structural body such that one end portion of the wire fixing film projects over the side surface of the structural body and overhangs from the side surface of the structural body.
- the semiconductor package may include wires electrically coupling the bonding pads and the substrate across the wire fixing film, and fixed to the wire fixing film.
- FIG. 1 is a perspective view illustrating a representation of an example of a semiconductor package in accordance with an embodiment.
- FIG. 2 is a cross-sectional representation of a view taken along the line A-A′ of FIG. 1 .
- FIG. 3 is a cross-sectional representation of a view taken along the line B-B′ of FIG. 1 .
- FIG. 4 is a perspective view illustrating a representation of an example of a semiconductor package in accordance with an embodiment.
- FIG. 5 is a cross-sectional representation of a view taken along the line C-C′ of FIG. 4 .
- FIG. 6 is a perspective view illustrating a representation of an example of a semiconductor package in accordance with an embodiment.
- FIG. 7 is a cross-sectional representation of a view taken along the line D-D′ of FIG. 6 .
- FIG. 8 is a cross-sectional view illustrating a representation of an example of a semiconductor package in accordance with an embodiment.
- FIG. 9 is a block diagram illustrating a representation of an example of an electronic system including the semiconductor package in accordance with the embodiments.
- FIG. 10 is a block diagram illustrating a representation of an example of a memory card including the semiconductor package in accordance with the embodiments.
- a semiconductor package in accordance with an embodiment may include a substrate 10 , a structural body 20 , and a semiconductor chip 30 .
- the semiconductor package may include a wire fixing film 40 , and wires 50 .
- the substrate 10 may be a printed circuit board (PCB).
- PCB printed circuit board
- a plurality of coupling pads 11 may be formed on the top surface of the substrate 10 .
- the coupling pads 11 may be disposed adjacent to and along the opposite edges of the top surface of the substrate 10 in the direction of the x-axis as illustrated in FIG. 1 .
- a plurality of electrode pads 12 may be formed on the bottom surface of the substrate 10 .
- External coupling electrodes 13 such as, for example but not limited to, solder balls may be formed on the electrode pads 12 .
- the substrate 10 may include circuit wiring lines (not illustrated) which electrically couple the coupling pads 11 formed on the top surface with the electrode pads 12 formed on the bottom surface.
- the substrate 10 may be configured by any one of, for example but not limited to, a lead frame, a flexible substrate and an interposer.
- the structural body 20 may be disposed on the substrate 10 .
- the structural body 20 may include at least any one of an insulator such as, for example but not limited to, a solder resist film, a semiconductor chip, and a dummy chip. In an embodiment illustrated in FIGS. 1 to 3 , it is illustrated that the structural body 20 is constructed by a solder resist film.
- the semiconductor chip may be electrically coupled with the substrate 10 .
- the semiconductor chip may have a plurality of bumps on the front surface thereof on which bonding pads are disposed, and may be flip chip-bonded onto the substrate 10 by the medium of the bumps.
- the semiconductor chip may be attached onto the substrate 10 by the medium of an adhesive member, and may be electrically coupled with the substrate 10 by the medium of wires.
- the structural body 20 is a dummy chip
- the dummy chip may be attached onto the substrate 10 by the medium of an adhesive member.
- the semiconductor chip 30 may have a front surface, a back surface facing away from the front surface, and side surfaces connecting the front surface with the back surface.
- a plurality of bonding pads 31 may be formed on the front surface of the semiconductor chip 30 .
- the bonding pads 31 serving as the electrical contacts of a circuit unit (not illustrated) for electrical coupling with an external circuit or device may be formed adjacent to and along the opposite edges of the front surface of the semiconductor chip 30 . That is to say, the semiconductor chip 30 may have an edge pad type structure.
- the bonding pads 31 may be formed on and along the center portion of the front surface of the semiconductor chip 30 . That is to say, the semiconductor chip 30 may have a center pad type structure.
- the circuit unit may include a semiconductor memory device or/and a semiconductor logic device.
- the circuit unit may be an integrated circuit in which individual devices such as, for example but not limited to, a transistor, a resistor, a capacitor, a fuse and so forth necessary for the operation of a chip are electrically coupled with one another.
- An adhesive member 60 may be attached to the back surface of the semiconductor chip 30 .
- the semiconductor chip 30 may be attached onto the structural body 20 by the medium of the adhesive member 60 .
- the semiconductor chip 30 may be attached onto the structural body 20 in such a manner that one end portion of the semiconductor chip 30 which includes one or more bonding pads 31 projects over a side surface 20 A of the structural body 20 in the direction of the x-axis.
- the semiconductor chip 30 may have an overhang portion OP projecting over the side surface 20 A of the structural body 20 , and one or more bonding pads 31 may be disposed on the overhang portion OP.
- the overhang portion OP of the semiconductor chip may project over the side surface 20 A and overhang from the side surface 20 A of the structural body 20 or overhang out over the side surface 20 A of the structural body 20 .
- the wire fixing film 40 may be attached onto the structural body 20 .
- the semiconductor chip 30 and the wire fixing film 40 may be horizontally disposed or substantially horizontally disposed on the structural body 20 .
- the wire fixing film 40 may be used to fix the wires 50 .
- the wires 50 may be used for electrically coupling the bonding pads 31 of the semiconductor chip 30 with the coupling pads 11 of the substrate 10 , and may be disposed between the bonding pads 31 of the semiconductor chip 30 and the coupling pads 11 of the substrate 10 .
- the wire fixing film may be disposed between the bonding pads 31 of the semiconductor chip 30 and the coupling pads 11 of the substrate 10 , and may be used to fix the wires 50 between the bonding pads 31 and the coupling pads 11 .
- the wire fixing film 40 may be disposed on both sides of the semiconductor chip 30 along the opposite edges of the semiconductor chip 30 adjacent to which the bonding pads 31 are positioned.
- One end portion 40 A of the wire fixing film 40 may project over the side surface 20 A of the structural body 20 in the direction of the x-axis, in correspondence to the overhang portion OP of the semiconductor chip 30 . That is to say, the one end portion 40 A of the wire fixing film 40 may not be supported by the structural body 20 , but may overhang.
- the wire fixing film 40 may include a support layer 41 , an adhesive layer 42 , and a fixing layer 43 .
- the support layer 41 may be formed by a material with a substantially high hardness.
- the support layer 41 may be formed of polyimide.
- the adhesive layer 42 may be formed on the bottom surface of the support layer 41 .
- the adhesive layer 42 may attach the support layer 41 and the structural body 20 to each other.
- the fixing layer 43 may be formed on the top surface of the support layer 41 .
- the fixing layer 43 may be formed of a material capable of permitting penetration of wires and/or capable of thermosetting.
- the fixing layer 43 may be constructed by a thermosetting adhesive member such as, for example but not limited to, a PST (a penetrate spacer tape).
- the adhesive layer 42 may also be constructed by a thermosetting adhesive member such as, for example but not limited to, a PST, similarly to the fixing layer 43 .
- the wires 50 may be electrically coupled between the bonding pads 31 of the semiconductor chip 30 and the coupling pads 11 of the substrate 10 .
- the wires 50 may electrically couple the semiconductor chip 30 and the substrate 10 with each other.
- the wires 50 may extend across the wire fixing film 40 , and portions of the respective wires 50 may be fixed by being buried into the fixing layer 43 of the wire fixing film 40 .
- overhanged wires 50 A among the wires 50 which are electrically coupled with the bonding pads 31 disposed on the overhang portion OP of the semiconductor chip 30 , may extend across the one end portion 40 A of the wire fixing film 40 which projects, and portions of the respective overhanged wires 50 A may be fixed by being buried into the fixing layer 43 of the one end portion 40 A of the wire fixing film 40 .
- the one end portion 40 A of the wire fixing film 40 is not supported by the underlying structural body 20 and overhangs, since the support layer 41 of the wire fixing film 40 has the substantially high hardness, the one end portion 40 A of the wire fixing film 40 may fix the overhanged wires 50 A without bending downward.
- reference numeral 50 B represents wires which are electrically coupled with the bonding pads 31 disposed on the un-overhang portion of the semiconductor chip 30 .
- the wires 50 may not penetrate the support layer 41 which has the substantially high hardness, it is possible to prevent the occurrence of a phenomenon in which the wires 50 penetrate the bottom surface of the wire fixing film 40 and come into contact with the underlying structural body 20 .
- the wires 50 may be formed of a metallic material, and may include at least any one of, for example but not limited to, gold, silver and copper.
- a molding part 70 may be formed on the top surface of the substrate 10 in such a way as to mold or substantially mold the structural body 20 , the semiconductor chip 30 , the wire fixing film 40 and the wires 50 .
- the molding part 70 may be implemented to protect the semiconductor chip 30 from external circumstances, and may include an epoxy molding compound.
- the wire fixing film 40 may not be disposed on both sides of the semiconductor chip 30 .
- the wire fixing film 40 may be disposed on only one side of the semiconductor chip 30 .
- the semiconductor chip 30 may be disposed eccentrically on one side when viewed from the center line of the structural body 20 , and the wire fixing film 40 may be disposed on the other side to be opposite to the semiconductor chip 30 .
- Bonding pads 31 A disposed adjacent to and along one edge of the semiconductor chip 30 may be electrically coupled with the coupling pads 11 of the substrate 10 through first wires 51 A among the wires 50 .
- Bonding pads 31 B disposed adjacent to and along the other edge of the semiconductor chip 30 which is opposite to the one edge may be electrically coupled with the coupling pads 11 of the substrate 10 through second wires 51 B and 51 C among the wires 50 .
- the second wires 51 B and 51 C may extend across the wire fixing film 40 , and portions of the respective second wires 51 B and 51 C may be fixed by being buried into the fixing layer 43 of the wire fixing film 40 .
- Overhanged second wires 51 B among the second wires 51 B and 51 C, which are electrically coupled with the bonding pads 31 B disposed on the overhang portion OP of the semiconductor chip 30 may extend across the one end portion 40 A of the wire fixing film 40 which projects, and portions of the respective overhanged second wires 51 B may be fixed by being buried into the fixing layer 43 of the one end portion 40 A of the wire fixing film 40 .
- the one end portion 40 A of the wire fixing film 40 is not supported by the underlying structural body 20 and overhangs, since the support layer 41 of the wire fixing film 40 has the substantially high hardness, the one end portion 40 A of the wire fixing film 40 may fix the overhanged second wires 51 B without bending downward. Also, because the support layer 41 of the wire fixing film 40 has the substantially high hardness, the one end portion 40 A of the wire fixing film 40 may fix the overhanged second wires 51 B without bending towards the substrate 10 .
- the wire fixing film 40 may not be disposed horizontally with respect to the semiconductor chip 30 , and may be formed to extend between the top surface of the structural body 20 and the bottom surface of the semiconductor chip 30 and attach the structural body 20 and the semiconductor chip 30 to each other.
- the wire fixing film 40 may be attached onto the structural body 20 in such a manner that one end portion 40 A of the wire fixing film 40 projects over the side surface 20 A of the structural body 20 in the direction of the x-axis defined in FIG. 6 .
- the one end portion 40 A may overhang from the side surface 20 A of structural body 20 and substantially protrude out in substantially the direction of the x-axis.
- the semiconductor chip 30 may be attached onto the wire fixing film 40 in such a manner that one end portion of the semiconductor chip 30 which includes one or more bonding pads 31 projects out or over the side surface 20 A of the structural body 20 in the direction of the x-axis.
- the semiconductor chip 30 may overhang from the side surface 20 A of the structural body 20 and protrude out in substantially the direction of the x-axis.
- the wire fixing film 40 may include a support layer 41 , an adhesive layer 42 formed on the bottom surface of the support layer 41 , and a fixing layer 43 formed on the top surface of the support layer 41 .
- the adhesive layer 42 and the fixing layer 43 may be constructed by thermosetting adhesive members.
- the adhesive layer 42 of the wire fixing film 40 may be attached onto the top surface of the structural body 20 , and the bottom surface of the semiconductor chip 30 may be attached onto the fixing layer 43 of the wire fixing film 40 .
- a separate adhesive member may not be needed to attach the semiconductor chip 30 and the structural body 20 .
- respective wires 50 may be formed in such a manner that portions of the wires 50 are seated on the top surface of the fixing layer 43 .
- the wires may be prevented from sweeping.
- electrical reliability since it may be possible to prevent the occurrence of a short circuit between the wires attributable to the contact of wires with adjacent wires due to wire sweeping, electrical reliability may be improved.
- semiconductor packages may be applied to various semiconductor devices and package modules.
- the semiconductor package in accordance with the embodiments may be applied to an electronic system 710 .
- the electronic system 710 may include a controller 711 , an input/output unit 712 , and a memory 713 .
- the controller 711 , the input/output unit 712 and the memory 713 may be electrically coupled with one another through a bus 715 which provides a data movement path.
- the controller 711 may include at least one microprocessor, at least one digital signal processor, at least one microcontroller, and at least one of logic circuits capable of performing the same functions as these components.
- the memory 713 may include at least one among the semiconductor packages in accordance with the embodiments discussed herein.
- the input/output unit 712 may include at least one selected among a keypad, a keyboard, a display device, a touch screen, and so forth.
- the memory 713 as a device for storing data may store data or/and commands to be executed by the controller 711 or the like.
- the memory 713 may include a volatile memory device such as a DRAM or/and a nonvolatile memory device such as a flash memory.
- a flash memory may be mounted to an information processing system such as a mobile terminal or a desk top computer.
- the flash memory may be configured as a solid state drive (SSD).
- SSD solid state drive
- the electronic system 710 may stably store a large amount of data in a flash memory system.
- the electronic system 710 may further include an interface 714 which is set to be able to transmit and receive data to and from a communication network.
- the interface 714 may be a wired or wireless type.
- the interface 714 may include an antenna, a wired transceiver or a wireless transceiver.
- the electronic system 710 may be understood as a mobile system, a personal computer, a computer for an industrial use or a logic system which performs various functions.
- the mobile system may be any one among a personal digital assistant (PDA), a portable computer, a tablet computer, a mobile phone, a smart phone, a wireless phone, a laptop computer, a memory card, a digital music system and an information transmission/reception system.
- PDA personal digital assistant
- the electronic system 710 may be used in a communication system such as CDMA (code division multiple access), GSM (global system for mobile communications), NADC (north American digital cellular), E-TDMA (enhanced-time division multiple access), WCDMA (wideband code division multiple access), CDMA2000, LTE (long term evolution) and Wibro (wireless broadband Internet).
- CDMA code division multiple access
- GSM global system for mobile communications
- NADC node
- E-TDMA enhanced-time division multiple access
- WCDMA wideband code division multiple access
- CDMA2000 Code Division Multiple Access
- LTE long term evolution
- Wibro wireless broadband Internet
- the semiconductor package in accordance with the embodiments may be provided in the form of a memory card 800 .
- the memory card 800 may include a memory 810 such a nonvolatile memory device and a memory controller 820 .
- the memory 810 and the memory controller 820 may store data or read stored data.
- the memory 810 may include at least any one among nonvolatile memory devices to which the semiconductor package in accordance with the embodiments is applied, and the memory controller 820 may control the memory 810 to read stored data or store data, in response to a read/write request from a host 830 .
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Wire Bonding (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Abstract
Description
- The present application claims priority under 35 U.S.C. 119(a) to Korean patent application number 10-2014-108716 filed in the Korean Intellectual Property Office on Aug. 21, 014, which is incorporated herein by reference in its entirety.
- 1. Technical Field
- Various embodiments generally relate to a semiconductor technology, and more particularly, to a semiconductor package having an overhang portion.
- 2. Related Art
- The electronic industry may trends toward manufacturing products at reduced costs while attempting to maintain a high reliability while trying to maintain or accomplish light weight, miniaturization, high speed operations, multi-functionality and high performances. The package assembly technology is one of the important technologies considered in designing such products.
- The package assembly technology may deal with protecting the assembly from outside circumstances. The package assembly technology may include the use of a semiconductor chip having integrated circuits formed therein and may relate to easily mounting the semiconductor chip to a substrate so that operational reliability of the semiconductor chip can be secured. With regards to the package assembly technology, one of the schemes for electrically coupling a semiconductor chip and a substrate includes a wire bonding scheme. The wire bonding scheme electrically couples the semiconductor chip and the substrate with each other using wires.
- In an embodiment, a semiconductor package may include a substrate, and a structural body disposed over the substrate. The semiconductor package may include a semiconductor chip stacked over the structural body, and having an overhang portion projecting over a side surface of the structural body and overhanging out over the side surface of the structural body. The semiconductor package may include one or more bonding pads disposed on the overhang portion, and one or more wires electrically coupling the bonding pads the substrate. The semiconductor package may include a wire fixing film attached onto the structural body, and overhanging out over the side surface of the structural body to fix the one or more wires.
- In an embodiment, a semiconductor package may include a substrate, and a structural body disposed over the substrate. The semiconductor package may include a semiconductor chip having a plurality of bonding pads, and stacked over the structural body such that one end portion of the semiconductor chip having one or more bonding pads projects over a side surface of the structural body and overhangs from the side surface of the structural body. The semiconductor package may include a wire fixing film attached onto the structural body such that one end portion of the wire fixing film projects over the side surface of the structural body and overhangs from the side surface of the structural body. The semiconductor package may include wires electrically coupling the bonding pads and the substrate across the wire fixing film, and fixed to the wire fixing film.
-
FIG. 1 is a perspective view illustrating a representation of an example of a semiconductor package in accordance with an embodiment. -
FIG. 2 is a cross-sectional representation of a view taken along the line A-A′ ofFIG. 1 . -
FIG. 3 is a cross-sectional representation of a view taken along the line B-B′ ofFIG. 1 . -
FIG. 4 is a perspective view illustrating a representation of an example of a semiconductor package in accordance with an embodiment. -
FIG. 5 is a cross-sectional representation of a view taken along the line C-C′ ofFIG. 4 . -
FIG. 6 is a perspective view illustrating a representation of an example of a semiconductor package in accordance with an embodiment. -
FIG. 7 is a cross-sectional representation of a view taken along the line D-D′ ofFIG. 6 . -
FIG. 8 is a cross-sectional view illustrating a representation of an example of a semiconductor package in accordance with an embodiment. -
FIG. 9 is a block diagram illustrating a representation of an example of an electronic system including the semiconductor package in accordance with the embodiments. -
FIG. 10 is a block diagram illustrating a representation of an example of a memory card including the semiconductor package in accordance with the embodiments. - Hereinafter, a semiconductor package having an overhang portion will be described below with reference to the accompanying drawings through various examples of embodiments.
- Referring to
FIGS. 1 to 3 , a semiconductor package in accordance with an embodiment may include asubstrate 10, astructural body 20, and asemiconductor chip 30. The semiconductor package may include awire fixing film 40, andwires 50. - The
substrate 10 may be a printed circuit board (PCB). - A plurality of
coupling pads 11 may be formed on the top surface of thesubstrate 10. In an embodiment, thecoupling pads 11 may be disposed adjacent to and along the opposite edges of the top surface of thesubstrate 10 in the direction of the x-axis as illustrated inFIG. 1 . A plurality ofelectrode pads 12 may be formed on the bottom surface of thesubstrate 10.External coupling electrodes 13 such as, for example but not limited to, solder balls may be formed on theelectrode pads 12. While not illustrated, thesubstrate 10 may include circuit wiring lines (not illustrated) which electrically couple thecoupling pads 11 formed on the top surface with theelectrode pads 12 formed on the bottom surface. Thesubstrate 10 may be configured by any one of, for example but not limited to, a lead frame, a flexible substrate and an interposer. - The
structural body 20 may be disposed on thesubstrate 10. - The
structural body 20 may include at least any one of an insulator such as, for example but not limited to, a solder resist film, a semiconductor chip, and a dummy chip. In an embodiment illustrated inFIGS. 1 to 3 , it is illustrated that thestructural body 20 is constructed by a solder resist film. - While not illustrated, in the example where the
structural body 20 is a semiconductor chip, the semiconductor chip may be electrically coupled with thesubstrate 10. In order for electrical coupling with thesubstrate 10, the semiconductor chip may have a plurality of bumps on the front surface thereof on which bonding pads are disposed, and may be flip chip-bonded onto thesubstrate 10 by the medium of the bumps. The semiconductor chip may be attached onto thesubstrate 10 by the medium of an adhesive member, and may be electrically coupled with thesubstrate 10 by the medium of wires. In the examples where thestructural body 20 is a dummy chip, the dummy chip may be attached onto thesubstrate 10 by the medium of an adhesive member. - The
semiconductor chip 30 may have a front surface, a back surface facing away from the front surface, and side surfaces connecting the front surface with the back surface. - A plurality of
bonding pads 31 may be formed on the front surface of thesemiconductor chip 30. Thebonding pads 31 serving as the electrical contacts of a circuit unit (not illustrated) for electrical coupling with an external circuit or device may be formed adjacent to and along the opposite edges of the front surface of thesemiconductor chip 30. That is to say, thesemiconductor chip 30 may have an edge pad type structure. Although not illustrated, thebonding pads 31 may be formed on and along the center portion of the front surface of thesemiconductor chip 30. That is to say, thesemiconductor chip 30 may have a center pad type structure. - The circuit unit may include a semiconductor memory device or/and a semiconductor logic device. The circuit unit may be an integrated circuit in which individual devices such as, for example but not limited to, a transistor, a resistor, a capacitor, a fuse and so forth necessary for the operation of a chip are electrically coupled with one another.
- An
adhesive member 60 may be attached to the back surface of thesemiconductor chip 30. Thesemiconductor chip 30 may be attached onto thestructural body 20 by the medium of theadhesive member 60. - The
semiconductor chip 30 may be attached onto thestructural body 20 in such a manner that one end portion of thesemiconductor chip 30 which includes one ormore bonding pads 31 projects over aside surface 20A of thestructural body 20 in the direction of the x-axis. Thesemiconductor chip 30 may have an overhang portion OP projecting over theside surface 20A of thestructural body 20, and one ormore bonding pads 31 may be disposed on the overhang portion OP. The overhang portion OP of the semiconductor chip may project over theside surface 20A and overhang from theside surface 20A of thestructural body 20 or overhang out over theside surface 20A of thestructural body 20. - The
wire fixing film 40 may be attached onto thestructural body 20. Namely, thesemiconductor chip 30 and thewire fixing film 40 may be horizontally disposed or substantially horizontally disposed on thestructural body 20. - The
wire fixing film 40 may be used to fix thewires 50. Thewires 50 may be used for electrically coupling thebonding pads 31 of thesemiconductor chip 30 with thecoupling pads 11 of thesubstrate 10, and may be disposed between thebonding pads 31 of thesemiconductor chip 30 and thecoupling pads 11 of thesubstrate 10. The wire fixing film may be disposed between thebonding pads 31 of thesemiconductor chip 30 and thecoupling pads 11 of thesubstrate 10, and may be used to fix thewires 50 between thebonding pads 31 and thecoupling pads 11. In an embodiment, thewire fixing film 40 may be disposed on both sides of thesemiconductor chip 30 along the opposite edges of thesemiconductor chip 30 adjacent to which thebonding pads 31 are positioned. Oneend portion 40A of thewire fixing film 40 may project over theside surface 20A of thestructural body 20 in the direction of the x-axis, in correspondence to the overhang portion OP of thesemiconductor chip 30. That is to say, the oneend portion 40A of thewire fixing film 40 may not be supported by thestructural body 20, but may overhang. - The
wire fixing film 40 may include asupport layer 41, anadhesive layer 42, and afixing layer 43. - The
support layer 41 may be formed by a material with a substantially high hardness. For example, thesupport layer 41 may be formed of polyimide. By the presence of thesupport layer 41 having the substantially high hardness, the oneend portion 40A of thewire fixing film 40, which is not supported by thestructural body 20 and overhangs, may be prevented from bending downward by its own weight. Accordingly, thesupport layer 41 may prevent the oneend portion 40A from bending downward due to the weight of the oneend portion 40A. - The
adhesive layer 42 may be formed on the bottom surface of thesupport layer 41. Theadhesive layer 42 may attach thesupport layer 41 and thestructural body 20 to each other. - The fixing
layer 43 may be formed on the top surface of thesupport layer 41. The fixinglayer 43 may be formed of a material capable of permitting penetration of wires and/or capable of thermosetting. For example, the fixinglayer 43 may be constructed by a thermosetting adhesive member such as, for example but not limited to, a PST (a penetrate spacer tape). Theadhesive layer 42 may also be constructed by a thermosetting adhesive member such as, for example but not limited to, a PST, similarly to thefixing layer 43. - The
wires 50 may be electrically coupled between thebonding pads 31 of thesemiconductor chip 30 and thecoupling pads 11 of thesubstrate 10. Thewires 50 may electrically couple thesemiconductor chip 30 and thesubstrate 10 with each other. Thewires 50 may extend across thewire fixing film 40, and portions of therespective wires 50 may be fixed by being buried into the fixinglayer 43 of thewire fixing film 40. In particular,overhanged wires 50A among thewires 50, which are electrically coupled with thebonding pads 31 disposed on the overhang portion OP of thesemiconductor chip 30, may extend across the oneend portion 40A of thewire fixing film 40 which projects, and portions of the respectiveoverhanged wires 50A may be fixed by being buried into the fixinglayer 43 of the oneend portion 40A of thewire fixing film 40. Although the oneend portion 40A of thewire fixing film 40 is not supported by the underlyingstructural body 20 and overhangs, since thesupport layer 41 of thewire fixing film 40 has the substantially high hardness, the oneend portion 40A of thewire fixing film 40 may fix theoverhanged wires 50A without bending downward. Also, because thesupport layer 41 of thewire fixing film 40 has the substantially high hardness, the oneend portion 40A of thewire fixing film 40 may fix thewires 50 without bending towards thesubstrate 10. InFIGS. 1 and 2 ,reference numeral 50B represents wires which are electrically coupled with thebonding pads 31 disposed on the un-overhang portion of thesemiconductor chip 30. - Since the
wires 50 may not penetrate thesupport layer 41 which has the substantially high hardness, it is possible to prevent the occurrence of a phenomenon in which thewires 50 penetrate the bottom surface of thewire fixing film 40 and come into contact with the underlyingstructural body 20. Thewires 50 may be formed of a metallic material, and may include at least any one of, for example but not limited to, gold, silver and copper. Amolding part 70 may be formed on the top surface of thesubstrate 10 in such a way as to mold or substantially mold thestructural body 20, thesemiconductor chip 30, thewire fixing film 40 and thewires 50. Themolding part 70 may be implemented to protect thesemiconductor chip 30 from external circumstances, and may include an epoxy molding compound. - While it is illustrated in the embodiments described above with reference to
FIGS. 1 to 3 that thewire fixing film 40 is horizontally disposed with respect to thesemiconductor chip 30 on both sides of thesemiconductor chip 30, it is to be noted that the embodiments are not limited to such and modification may be made in a variety of ways. Modified embodiments will become apparent from the following descriptions when taken in conjunction with reference toFIGS. 4 to 7 . - Referring to
FIGS. 4 and 5 , thewire fixing film 40 may not be disposed on both sides of thesemiconductor chip 30. Thewire fixing film 40 may be disposed on only one side of thesemiconductor chip 30. - The
semiconductor chip 30 may be disposed eccentrically on one side when viewed from the center line of thestructural body 20, and thewire fixing film 40 may be disposed on the other side to be opposite to thesemiconductor chip 30. -
Bonding pads 31A disposed adjacent to and along one edge of thesemiconductor chip 30 may be electrically coupled with thecoupling pads 11 of thesubstrate 10 throughfirst wires 51A among thewires 50.Bonding pads 31B disposed adjacent to and along the other edge of thesemiconductor chip 30 which is opposite to the one edge may be electrically coupled with thecoupling pads 11 of thesubstrate 10 throughsecond wires wires 50. Thesecond wires wire fixing film 40, and portions of the respectivesecond wires layer 43 of thewire fixing film 40. Overhangedsecond wires 51B among thesecond wires bonding pads 31B disposed on the overhang portion OP of thesemiconductor chip 30, may extend across the oneend portion 40A of thewire fixing film 40 which projects, and portions of the respective overhangedsecond wires 51B may be fixed by being buried into the fixinglayer 43 of the oneend portion 40A of thewire fixing film 40. Although the oneend portion 40A of thewire fixing film 40 is not supported by the underlyingstructural body 20 and overhangs, since thesupport layer 41 of thewire fixing film 40 has the substantially high hardness, the oneend portion 40A of thewire fixing film 40 may fix the overhangedsecond wires 51B without bending downward. Also, because thesupport layer 41 of thewire fixing film 40 has the substantially high hardness, the oneend portion 40A of thewire fixing film 40 may fix the overhangedsecond wires 51B without bending towards thesubstrate 10. - Referring to
FIGS. 6 and 7 , thewire fixing film 40 may not be disposed horizontally with respect to thesemiconductor chip 30, and may be formed to extend between the top surface of thestructural body 20 and the bottom surface of thesemiconductor chip 30 and attach thestructural body 20 and thesemiconductor chip 30 to each other. - The
wire fixing film 40 may be attached onto thestructural body 20 in such a manner that oneend portion 40A of thewire fixing film 40 projects over theside surface 20A of thestructural body 20 in the direction of the x-axis defined inFIG. 6 . The oneend portion 40A may overhang from theside surface 20A ofstructural body 20 and substantially protrude out in substantially the direction of the x-axis. Further, thesemiconductor chip 30 may be attached onto thewire fixing film 40 in such a manner that one end portion of thesemiconductor chip 30 which includes one ormore bonding pads 31 projects out or over theside surface 20A of thestructural body 20 in the direction of the x-axis. Thesemiconductor chip 30 may overhang from theside surface 20A of thestructural body 20 and protrude out in substantially the direction of the x-axis. - The
wire fixing film 40 may include asupport layer 41, anadhesive layer 42 formed on the bottom surface of thesupport layer 41, and afixing layer 43 formed on the top surface of thesupport layer 41. Theadhesive layer 42 and thefixing layer 43 may be constructed by thermosetting adhesive members. - The
adhesive layer 42 of thewire fixing film 40 may be attached onto the top surface of thestructural body 20, and the bottom surface of thesemiconductor chip 30 may be attached onto the fixinglayer 43 of thewire fixing film 40. - In an embodiment, since the
semiconductor chip 30 and thestructural body 20 are attached by the medium of thewire fixing film 40, a separate adhesive member may not be needed to attach thesemiconductor chip 30 and thestructural body 20. - Although it is illustrated in the embodiments described above with reference to
FIGS. 1 to 7 that portions of therespective wires layer 43, it is to be noted that, as illustrated inFIG. 8 ,respective wires 50 may be formed in such a manner that portions of thewires 50 are seated on the top surface of thefixing layer 43. - According to the embodiments, by fixing wires to be electrically coupled with bonding pads which are disposed on an overhang portion of a semiconductor chip, the wires may be prevented from sweeping. As a consequence, since it may be possible to prevent the occurrence of a short circuit between the wires attributable to the contact of wires with adjacent wires due to wire sweeping, electrical reliability may be improved.
- The above-described semiconductor packages may be applied to various semiconductor devices and package modules.
- Referring to
FIG. 9 , the semiconductor package in accordance with the embodiments may be applied to anelectronic system 710. Theelectronic system 710 may include acontroller 711, an input/output unit 712, and amemory 713. Thecontroller 711, the input/output unit 712 and thememory 713 may be electrically coupled with one another through abus 715 which provides a data movement path. - For example, the
controller 711 may include at least one microprocessor, at least one digital signal processor, at least one microcontroller, and at least one of logic circuits capable of performing the same functions as these components. Thememory 713 may include at least one among the semiconductor packages in accordance with the embodiments discussed herein. The input/output unit 712 may include at least one selected among a keypad, a keyboard, a display device, a touch screen, and so forth. Thememory 713 as a device for storing data may store data or/and commands to be executed by thecontroller 711 or the like. - The
memory 713 may include a volatile memory device such as a DRAM or/and a nonvolatile memory device such as a flash memory. For example, a flash memory may be mounted to an information processing system such as a mobile terminal or a desk top computer. The flash memory may be configured as a solid state drive (SSD). In this case, theelectronic system 710 may stably store a large amount of data in a flash memory system. - The
electronic system 710 may further include aninterface 714 which is set to be able to transmit and receive data to and from a communication network. Theinterface 714 may be a wired or wireless type. For example, theinterface 714 may include an antenna, a wired transceiver or a wireless transceiver. - The
electronic system 710 may be understood as a mobile system, a personal computer, a computer for an industrial use or a logic system which performs various functions. For example, the mobile system may be any one among a personal digital assistant (PDA), a portable computer, a tablet computer, a mobile phone, a smart phone, a wireless phone, a laptop computer, a memory card, a digital music system and an information transmission/reception system. - In the case where the
electronic system 710 is a device capable of performing wireless communication, theelectronic system 710 may be used in a communication system such as CDMA (code division multiple access), GSM (global system for mobile communications), NADC (north American digital cellular), E-TDMA (enhanced-time division multiple access), WCDMA (wideband code division multiple access), CDMA2000, LTE (long term evolution) and Wibro (wireless broadband Internet). - Referring to
FIG. 10 , the semiconductor package in accordance with the embodiments may be provided in the form of amemory card 800. For example, thememory card 800 may include amemory 810 such a nonvolatile memory device and amemory controller 820. Thememory 810 and thememory controller 820 may store data or read stored data. - The
memory 810 may include at least any one among nonvolatile memory devices to which the semiconductor package in accordance with the embodiments is applied, and thememory controller 820 may control thememory 810 to read stored data or store data, in response to a read/write request from ahost 830. - While various embodiments have been described above, it will be understood to those skilled in the art that the embodiments described are by way of example only. Accordingly, the semiconductor package having an overhang portion described herein should not be limited based on the described embodiments.
Claims (23)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2014-0108716 | 2014-08-21 | ||
KR1020140108716A KR102242760B1 (en) | 2014-08-21 | 2014-08-21 | A semiconductor package having a overhang part |
Publications (2)
Publication Number | Publication Date |
---|---|
US20160056122A1 true US20160056122A1 (en) | 2016-02-25 |
US9281267B1 US9281267B1 (en) | 2016-03-08 |
Family
ID=55348919
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/549,704 Active US9281267B1 (en) | 2014-08-21 | 2014-11-21 | Semiconductor package having overhang portion |
Country Status (4)
Country | Link |
---|---|
US (1) | US9281267B1 (en) |
KR (1) | KR102242760B1 (en) |
CN (1) | CN105870091B (en) |
TW (1) | TWI628751B (en) |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2586835B2 (en) * | 1994-10-28 | 1997-03-05 | 日本電気株式会社 | Semiconductor integrated circuit |
US6861288B2 (en) * | 2003-01-23 | 2005-03-01 | St Assembly Test Services, Ltd. | Stacked semiconductor packages and method for the fabrication thereof |
KR20090056561A (en) | 2007-11-30 | 2009-06-03 | 주식회사 하이닉스반도체 | Semiconductor package |
KR20100002868A (en) | 2008-06-30 | 2010-01-07 | 주식회사 하이닉스반도체 | Semicondutor package |
KR101465161B1 (en) * | 2008-09-04 | 2014-11-25 | 삼성전자주식회사 | semiconductor package and method for manufacturing the same |
KR101078742B1 (en) * | 2009-12-31 | 2011-11-02 | 주식회사 하이닉스반도체 | Stack package |
KR20120019095A (en) * | 2010-08-25 | 2012-03-06 | 삼성전자주식회사 | Semiconductor package, method of manufacturing the semiconductor package, multi-chip package including the semiconductor package and method of manufacturing the multi-chip package |
-
2014
- 2014-08-21 KR KR1020140108716A patent/KR102242760B1/en active IP Right Grant
- 2014-11-21 US US14/549,704 patent/US9281267B1/en active Active
- 2014-12-17 TW TW103144024A patent/TWI628751B/en active
-
2015
- 2015-01-23 CN CN201510033748.6A patent/CN105870091B/en active Active
Also Published As
Publication number | Publication date |
---|---|
TW201608679A (en) | 2016-03-01 |
KR20160023037A (en) | 2016-03-03 |
TWI628751B (en) | 2018-07-01 |
US9281267B1 (en) | 2016-03-08 |
CN105870091A (en) | 2016-08-17 |
CN105870091B (en) | 2019-04-12 |
KR102242760B1 (en) | 2021-04-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10115708B2 (en) | Semiconductor package having a redistribution line structure | |
US9640473B2 (en) | Semiconductor packages | |
US9269657B2 (en) | Flexible stack packages, electronic systems including the same, and memory cards including the same | |
US9437580B1 (en) | Semiconductor packages with metal posts, memory cards including the same, and electronic systems including the same | |
US9536861B2 (en) | Semiconductor package including a plurality of stacked chips | |
US9793235B2 (en) | Semiconductor package having a bump bonding structure | |
US9543384B2 (en) | Semiconductor package | |
US9659909B2 (en) | Semiconductor packages including flexible wing interconnection substrate | |
US20160013161A1 (en) | Semiconductor package | |
US9490187B2 (en) | Semiconductor package on which semiconductor chip is mounted on substrate with window | |
US9721904B2 (en) | Semiconductor packages including a shielding part and methods for manufacturing the same | |
US9281267B1 (en) | Semiconductor package having overhang portion | |
KR102188644B1 (en) | Semiconductor package having extanded bandwidth | |
US9305893B1 (en) | Semiconductor package having overhang portion and method for manufacturing the same | |
KR20170034597A (en) | Semiconductor package on which a plurality of chips is embedded | |
US9699907B2 (en) | Semiconductor package modules, memory cards including the same, and electronic systems including the same | |
US9875990B2 (en) | Semiconductor package including planar stacked semiconductor chips | |
US9659833B2 (en) | Semiconductor packages, methods of manufacturing the same, electronic systems including the same, and memory cards including the same | |
US8872340B2 (en) | Substrate for semiconductor package which can prevent the snapping of a circuit trace despite physical deformation of a semiconductor package and semiconductor package having the same | |
KR20160142012A (en) | Semiconductor package |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SK HYNIX INC., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:JUN, YONG TAE;REEL/FRAME:034320/0635 Effective date: 20141119 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |