US20150380569A1 - Diode having a plate-shaped semiconductor element - Google Patents
Diode having a plate-shaped semiconductor element Download PDFInfo
- Publication number
- US20150380569A1 US20150380569A1 US14/744,358 US201514744358A US2015380569A1 US 20150380569 A1 US20150380569 A1 US 20150380569A1 US 201514744358 A US201514744358 A US 201514744358A US 2015380569 A1 US2015380569 A1 US 2015380569A1
- Authority
- US
- United States
- Prior art keywords
- diode
- connecting layer
- semiconductor element
- recited
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 55
- 238000000034 method Methods 0.000 claims abstract description 10
- 230000008569 process Effects 0.000 claims abstract description 8
- 239000013078 crystal Substances 0.000 claims abstract description 7
- 230000007547 defect Effects 0.000 claims abstract description 7
- 229910052751 metal Inorganic materials 0.000 claims description 27
- 239000002184 metal Substances 0.000 claims description 27
- 238000004519 manufacturing process Methods 0.000 claims description 5
- 230000005669 field effect Effects 0.000 claims description 4
- 210000000746 body region Anatomy 0.000 claims description 2
- 230000000903 blocking effect Effects 0.000 description 17
- 229910000679 solder Inorganic materials 0.000 description 16
- 239000000463 material Substances 0.000 description 15
- 238000007747 plating Methods 0.000 description 15
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 5
- 150000001875 compounds Chemical class 0.000 description 5
- 238000005259 measurement Methods 0.000 description 5
- 238000005245 sintering Methods 0.000 description 5
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 4
- 229910052802 copper Inorganic materials 0.000 description 4
- 239000010949 copper Substances 0.000 description 4
- 238000004382 potting Methods 0.000 description 4
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 3
- 230000004888 barrier function Effects 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 239000002923 metal particle Substances 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 229910052709 silver Inorganic materials 0.000 description 3
- 239000004332 silver Substances 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 239000011651 chromium Substances 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 238000005476 soldering Methods 0.000 description 2
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 1
- 239000004593 Epoxy Substances 0.000 description 1
- -1 NiV7 Substances 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000004907 flux Effects 0.000 description 1
- 238000005304 joining Methods 0.000 description 1
- 230000008018 melting Effects 0.000 description 1
- 238000002844 melting Methods 0.000 description 1
- 235000011837 pasties Nutrition 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 230000001902 propagating effect Effects 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 238000007711 solidification Methods 0.000 description 1
- 230000008023 solidification Effects 0.000 description 1
- 229910052720 vanadium Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
- H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
- H01L27/0629—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with diodes, or resistors, or capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
- H01L23/043—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having a conductive base as a mounting as well as a lead for the semiconductor body
- H01L23/051—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having a conductive base as a mounting as well as a lead for the semiconductor body another lead being formed by a cover plate parallel to the base plate, e.g. sandwich type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/07—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common
- H01L27/0705—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common comprising components of the field effect type
- H01L27/0727—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common comprising components of the field effect type in combination with diodes, or capacitors or resistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/0814—Diodes only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/8611—Planar PN junction diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/872—Schottky diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
- H01L2224/331—Disposition
- H01L2224/3318—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/33181—On opposite sides of the body
Definitions
- the present invention is directed to a diode having a plate-shaped semiconductor element.
- Diodes having a plate-shaped semiconductor element, which is connected by a first and second connecting layer to a first and second metallic contact, are already known from German Published Patent Application No. 195 49 202.
- the diode according to the present invention has the advantage in relation thereto that the diode element is contacted by the first connecting layer, and a further diode element, which is situated in an edge region which has crystal defects, is not contacted.
- current therefore exclusively flows via the diode element and not via the further diode element. If contacting of the further diode element occurs as a result of a flawed arrangement of the first connecting layer, this is thus detectable by a simple electrical measurement at the diode. It may therefore be established by a simple electrical measurement at the diode whether the first connecting layer is embodied correctly between the first metallic contact and the first side of the semiconductor element.
- the further diode Because of the arrangement of the further diode in a region having crystal defects, it may be ascertained by a simple measurement of the blocking current whether this further diode is also electrically connected by the first connecting layer to the first metallic contact. The manufacturing process may thus be monitored or thermally related travel of the connecting layer may be detected. The quality of the diodes may thus be improved.
- the contacting of the further diode takes place particularly simply in that, in the event of a flawed arrangement of the first connecting layer, the exposed contact of the further diode element is electrically contacted.
- a flawed arrangement may arise in a faulty manufacturing process or also during operation of the diode as a result of mechanical stress as a result of the different coefficients of thermal expansion of the participating materials.
- the semiconductor element is particularly simply cut out of a large plate, which is spatially very much larger, by sawing in a separating process. Crystal defects are automatically introduced into an edge region of the semiconductor element by the sawing process.
- a variety of different diodes for example, p-n diode, a Schottky diode, planar or trenched MOS field effect transistors, or an MOS field effect transistor in which gate, body, and source regions are short-circuited with one another, come into consideration for the first diode element.
- the further diode is particularly simply designed as a p-n diode. Both a solder, in particular a lead-free solder, or also a sintered layer made of metal particles may be used as the connecting layer.
- the exposed contacts preferably have metal layers, since contacting of the first connecting layer with the exposed contacts of the further diode is thus simplified. These metal structures may be implemented in particular as ring structures, whereby further thermal creep of the connecting layer is prevented.
- the diode and the further diode are to have a lateral distance from one another which is greater than the width of the space charge zone, which propagates from the diode in the blocking case, so that the space charge zone of the diode does not extend up to the further diode element.
- the blocking case is understood here as the extension of the space charge zone in the event of the maximum applicable blocking voltage.
- the maximum applicable blocking voltage is limited to a maximum value by a breakthrough of the diode in the middle region of the semiconductor element due to the avalanche effect.
- the space charge zone is not to extend up to the further diode in the edge region.
- a circumferential highly doped semiconductor layer having inverted polarity may be located between the two diodes at the semiconductor surface, which delimits the extension of the space charge zone.
- FIG. 1 shows a side view/sectional view of a diode according to the related art.
- FIG. 2 shows a first exemplary embodiment
- FIG. 3 shows a second exemplary embodiment.
- FIG. 4 shows a third exemplary embodiment.
- FIG. 5 shows a fourth exemplary embodiment of the diode according to the present invention.
- FIG. 1 a cross section is shown on the left side of axis 100 and an external view is shown on the right side of axis 100 of a diode for a generator, in particular for a generator in a motor vehicle.
- This diode has a press-in base 1 , which is provided on its outer side with so-called knurling, i.e., score marks. Press-in base 1 is pressed into a corresponding opening of a metallic rectifier arrangement using this knurling. A particularly close formfitting connection of press-in base 1 to the rectifier arrangement takes place due to the score marks of the knurling, whereby very good electrical contacting and very good dissipation of heat are ensured.
- press-in base 1 also has a mounting base 2 , on which actual semiconductor element 3 is mounted.
- This metallic base 2 therefore represents a metallic contact 2 for semiconductor element 3 .
- Semiconductor element 3 is connected to metallic contact 2 by an electrically conductive connecting layer 4 .
- Semiconductor element 3 is also connected by an electrically conductive connecting layer 5 to metallic contact 6 .
- metallic contact 6 is referred to as the first metallic contact
- connecting layer 5 is referred to as the first connecting layer
- connecting layer 4 is referred to as the second connecting layer
- metallic contact 2 is referred to as the second contact.
- semiconductor element 3 may also have thin superficial contacting layers, which are situated between semiconductor element 3 and first connecting layer 5 and second connecting layer 4 .
- a layer sequence made of Cr, NiV 7 , and Ag may be used for the connection of semiconductor element 3 to first connecting layer 5 and second connecting layer 4 .
- the entirety of first metallic contact 6 , semiconductor component 3 , and second metallic contact 2 is completely enveloped by a potting compound 7 .
- Potting compound 7 is an insulating plastic compound, which has the task of absorbing a part of the mechanical forces which act on first contact 6 , first connecting layer 5 of semiconductor element 3 , second connecting layer 4 , and second metallic contact 2 .
- a plastic ring 8 is also provided, which is used during the mounting as a potting sleeve for plastic compound 7 .
- plastic compound 7 An epoxy filled with quartz grains or another high-temperature-resistant plastic may be used as plastic compound 7 , for example.
- these copper materials may be provided with a thin superficial nickel layer.
- Such a diode element, as shown in FIG. 1 is already known, for example, from DE 195 49 202.
- Either a solder or a sintering material may be used for first connecting layer 5 and second connecting layer 4 .
- a solder is typically placed as a small solder plate between semiconductor element 3 and the first and second electrical contacts and then melted by a temperature treatment. The molten solder then wets (possibly with the aid of a flux) the surface of semiconductor element 3 and electrical contacts 2 , 6 and produces an electrical and mechanical connection between semiconductor element 3 and metallic contacts 2 , 6 after the solidification of the solder.
- a sintering material as connecting layer 4 , 5 initially a pasty material made of a plastic having metal particles is applied to semiconductor element 3 and/or the metallic contacts. Printing or inlaying appropriate films is suitable for this purpose.
- the plastic is then converted into a gaseous state by a temperature treatment and the metal particles are bonded to one another and to the surfaces of semiconductor element 3 and metallic contacts 2 , 6 by a sintering process.
- An electrical and mechanical connection is thus provided between semiconductor element 3 and metallic contacts 2 , 6 .
- Misalignment may occur during this manufacturing method, i.e., the arrangement of the small solder plate or the molten solder or the sintering material may not correspond to the intended position.
- the connecting layer may not only reach into an intended middle region of semiconductor element 3 , but rather also into an unintended edge region due to such misalignment.
- a forward voltage UF drops thereon, which results, at room temperature and current densities of 500 A/cm 2 , in the case of p-n diodes in a value of approximately 1 V, and in the case of high-efficiency diodes in approximately 0.6 V-0.8 V.
- the power drop linked thereto is converted into heat and is essentially dissipated via the press-in base and the rectifier arrangement of the generator.
- barrier layer temperature Tj of the diodes increases.
- barrier layer temperatures Tj of up to 240° C. are measured at the diode.
- the diodes are subjected to many temperature cycles.
- connecting layers 4 , 5 used cannot melt at the high temperatures. If a solder is used for connecting layers 4 , 5 , a solder is thus used, melting temperature Ts of which is preferable as high as possible above maximum occurring barrier layer temperature Tj. Thus, solders having a high lead content have generally been used up to this point, solidus temperature Ts of which is greater than 300° C.
- Such diodes are known, for example, from DE 19549202.
- connecting layers 4 , 5 having a lead-containing solder in particular, and copper
- coefficients of expansion and moduli of elasticity are very different.
- the mechanical tension arising in connecting layers 4 , 5 during the temperature variations rapidly reach and exceed the elasticity limit of connecting layers 4 , 5 , i.e., connecting layers 4 , 5 begin to deform plastically.
- a procedure occurs, which is referred to as creep.
- Connecting layers 4 , 5 swell up out of their original positions in the course of time and creep into the area between copper or chip sides ( 2 , 6 or 3 , respectively) and plastic layer 7 .
- the creep of connecting layers 4 , 5 finally results in short-circuits.
- the described effect also fundamentally occurs in the case of lead-free soft solders.
- the solder may not be correctly placed during the mounting, or may run out during soldering.
- the joining layer may also be incorrectly placed during the construction, inter alia.
- the silver layer may be located too close to the chip edge or may even protrude beyond the chip edge, for example.
- FIG. 2 A first exemplary embodiment of the present invention is shown in FIG. 2 .
- a detail is shown in FIG. 2 , in which only semiconductor element 3 , first connecting layer 5 , and first metallic contact 6 are shown.
- Second connecting layer 4 and second metallic contact 2 are not shown in this view, since they are not significant for comprehending the present invention.
- the internal structure of semiconductor element 3 is also shown in particular.
- Semiconductor element 3 is implemented as a plate-shaped semiconductor element, which has a first side, which faces toward first metallic contact 6 .
- plate-shaped semiconductor element 3 has a second side, which faces toward second connecting layer 4 or second metallic contact 2 .
- Second metal plating 2 and second connecting layer 4 are not shown in FIG. 2 .
- a p-doping 16 is provided in a middle area and a p-doping 14 is provided in an edge area.
- P-doping 16 forms, together with n-doping 13 of plate-shaped semiconductor element 3 , a p-n diode, which represents the actual diode for the rectifier.
- P-doping 14 which is situated in the edge area, also forms, with n-material 13 of plate-shaped semiconductor element 3 , a further diode, which is situated in the edge area.
- the upper side of semiconductor element 3 is provided in an area between p-doping 16 and p-doping 14 with a dielectric layer 17 , for example, a silicon oxide layer.
- a contact metal plating 15 is provided on p-doping 16 , which includes, for example, the above-described layer sequence of chromium, nickel, and silver and establishes a good ohmic contact to p-doping 16 . Furthermore, this metal plating layer 15 establishes a good electrical contact to connecting layer 5 .
- a good ohmic contact between metal contact 6 and the p-n diode, formed from p- doping 16 and n-material 13 is established by this metal plating layer 15 and connecting layer 5 .
- P-doping 16 is provided in a middle area, i.e., this p-doping does not reach the lateral edge of plate-shaped semiconductor element 3 at any point.
- P-doping 14 completely encloses p-doping 16 , i.e., the entire edge area around the middle area is provided with a p-doping 14 and completely encloses the middle area.
- Edge area 18 of plate-shaped semiconductor element 3 is typically produced in that a plurality of semiconductor elements 3 are manufactured on a large plate, in particular a silicon wafer, and then this large plate is cut into a plurality of individual semiconductor elements 3 by a sawing process.
- a plurality of mechanical micro-cracks is introduced by this sawing process into the edge area, i.e., in lateral edge 18 , which results in a change of the electrical semiconductor properties of the material.
- such micro-cracks also extend into the area in which the further diodes, formed by p-doping 14 and n-doping 13 , extend.
- the electrical properties of this further diode therefore differ significantly from the electrical properties of the diode which are produced by p-doping 16 and n-silicon 13 .
- the blocking current i.e., the current which flows upon the application of a blocking voltage for the diode in the middle area (p-doping 16 -n-doping 13 )
- the blocking current of the further diode in the edge area (p-doping 14 -n-doping 13 ) is in the order of magnitude of 10 to 100 ⁇ A.
- the blocking current it may be determined whether only the diode in the middle area (p-doping 16 -n-doping 13 ) or also the diode in the edge area (p-doping 14 -n-doping 13 ) was contacted by connecting layer 5 .
- FIG. 2 a correct arrangement of connecting layer 5 in relation to the diode in the middle area ( 16 - 13 ) is shown by reference numeral 5 .
- a flawed arrangement of connecting layer 5 in relation to plate-shaped semiconductor element 3 is shown by reference numeral 5 a, in such a way that electrical contacting of the exposed contact of p-doping 14 also takes place via connecting layer 5 a, which is now incorrectly situated. Due to incorrectly situated connecting layer 5 a, the upper side of p-doping 14 and therefore the exposed electrical contact of the further diode in the edge area is therefore contacted. A current flow may therefore also take place via the further diode in the edge area ( 14 - 13 ), which has an influence on the electrical properties of the overall semiconductor element or the diode.
- the diode and the further diode are to have a lateral distance from one another which is greater than the range of the space charge zone propagating from the diode in case of blocking, so that the space charge zone of the diode does not extend up to the further diode element.
- the blocking case is understood here as the extension of the space charge zone in the case of the maximum applicable blocking voltage.
- the maximum applicable blocking voltage is limited to a maximum value by a breakthrough of the diode in the middle area of the semiconductor element due to the avalanche effect. Also in this case (or up to a somewhat higher voltage), the space charge zone is also not to extend up to the further diode in the edge area.
- a circumferential, highly-doped semiconductor layer having inverted polarity, which delimits the extension of the space charge zone, may also be located between the two diodes on the semiconductor surface.
- FIG. 3 shows another exemplary embodiment of the present invention.
- the specific embodiment in FIG. 3 essentially corresponds to the specific embodiment according to FIG. 2
- reference numerals 3 , 5 , 6 , 13 , 14 , 15 , 16 , 17 , and 18 also identify the same objects in FIG. 3 as in FIG. 2 .
- a further metal plating 15 a is provided, which is constructed with regard to the materials precisely like metal plating 15 .
- metal plating 15 a is situated in the edge area above further diode 14 - 13 , so that the exposed contact of this further diode is now no longer formed by the surface of p-doping 14 , but rather by metal plating 15 a.
- FIG. 4 shows another exemplary embodiment of the diode according to the present invention.
- Reference numerals 3 , 5 , 6 , 13 , 14 , 15 , 16 , 17 , 18 , 5 a, and 15 a again represent the same objects as in FIGS. 2 and 3 .
- a plurality of different metal platings 15 a, 15 b, and 15 c are provided in the edge area, which are each situated in the edge area and each completely enclose the middle area in a ring.
- These metal layers 15 a, 15 b, and 15 c are again metal contacts of further diode 14 - 13 in the edge area.
- FIG. 5 shows another exemplary embodiment of the present invention.
- Reference numerals 3 , 5 , 6 , 13 , 14 , 15 , 15 a, 17 , 5 a, and 18 again identify the same objects as in FIG. 3 .
- a continuous p-doping 16 which forms a first p-n diode in a middle area, is not provided. Instead, a plurality of individual p-areas 19 is provided. In these p-areas 19 , flat, highly n-doped areas 20 are introduced, which form the source zones of MOS transistors.
- a thin gate oxide 21 is then provided on the upper side, which extends on the upper side of semiconductor element 3 from superficially exposed areas 13 via p-doped areas 19 up to strongly n-doped source areas 20 .
- Thin gate oxide 21 is then covered with an n-doped polysilicon gate 22 , which is in turn completely covered by metal plating 15 .
- An MOS transistor is thus provided in the middle area of semiconductor element 3 , in which the gate, body region, and source region are electrically short-circuited with one another.
- Such a component also behaves like a diode having a very low forward voltage and also only has a very small current flow in the blocking direction. In the case of such a component according to FIG. 2 , it may therefore also be established by measuring a blocking current whether an incorrect arrangement of connecting layer 5 or 5 a has occurred.
- the MOS transistors in FIG. 5 may also be embodied in other variations corresponding to the related art.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Electrodes Of Semiconductors (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
Abstract
A diode is provided having a plate-shaped semiconductor element that includes a first side and a second side, the first side being connected by a first connecting layer to a first metallic contact and the second side being connected by a second connecting layer to a second metallic contact, the first side having a diode element in a middle area and having a further diode element in an edge area of the first side, which has crystal defects as a result of a separating process of the plate-shaped semiconductor element, the first connecting layer only establishing an electrical contact to the diode element and not to the further diode element and, on the first side, the further diode element having an exposed contact, which may be electrically contacted by the first connecting layer.
Description
- The present invention is directed to a diode having a plate-shaped semiconductor element.
- Diodes having a plate-shaped semiconductor element, which is connected by a first and second connecting layer to a first and second metallic contact, are already known from German Published Patent Application No. 195 49 202.
- The diode according to the present invention has the advantage in relation thereto that the diode element is contacted by the first connecting layer, and a further diode element, which is situated in an edge region which has crystal defects, is not contacted. In the case of correct contacting, current therefore exclusively flows via the diode element and not via the further diode element. If contacting of the further diode element occurs as a result of a flawed arrangement of the first connecting layer, this is thus detectable by a simple electrical measurement at the diode. It may therefore be established by a simple electrical measurement at the diode whether the first connecting layer is embodied correctly between the first metallic contact and the first side of the semiconductor element. Because of the arrangement of the further diode in a region having crystal defects, it may be ascertained by a simple measurement of the blocking current whether this further diode is also electrically connected by the first connecting layer to the first metallic contact. The manufacturing process may thus be monitored or thermally related travel of the connecting layer may be detected. The quality of the diodes may thus be improved.
- The contacting of the further diode takes place particularly simply in that, in the event of a flawed arrangement of the first connecting layer, the exposed contact of the further diode element is electrically contacted. Such a flawed arrangement may arise in a faulty manufacturing process or also during operation of the diode as a result of mechanical stress as a result of the different coefficients of thermal expansion of the participating materials. The semiconductor element is particularly simply cut out of a large plate, which is spatially very much larger, by sawing in a separating process. Crystal defects are automatically introduced into an edge region of the semiconductor element by the sawing process. A variety of different diodes, for example, p-n diode, a Schottky diode, planar or trenched MOS field effect transistors, or an MOS field effect transistor in which gate, body, and source regions are short-circuited with one another, come into consideration for the first diode element. The further diode is particularly simply designed as a p-n diode. Both a solder, in particular a lead-free solder, or also a sintered layer made of metal particles may be used as the connecting layer. The exposed contacts preferably have metal layers, since contacting of the first connecting layer with the exposed contacts of the further diode is thus simplified. These metal structures may be implemented in particular as ring structures, whereby further thermal creep of the connecting layer is prevented. To reliably ensure, by way of a simple measurement, whether the first connecting layer is correctly embodied between the first metallic contact and the first side of the semiconductor element, the diode and the further diode are to have a lateral distance from one another which is greater than the width of the space charge zone, which propagates from the diode in the blocking case, so that the space charge zone of the diode does not extend up to the further diode element. The blocking case is understood here as the extension of the space charge zone in the event of the maximum applicable blocking voltage. The maximum applicable blocking voltage is limited to a maximum value by a breakthrough of the diode in the middle region of the semiconductor element due to the avalanche effect. Also in this case (or up to a somewhat higher voltage), the space charge zone is not to extend up to the further diode in the edge region. Alternatively, a circumferential highly doped semiconductor layer having inverted polarity may be located between the two diodes at the semiconductor surface, which delimits the extension of the space charge zone.
-
FIG. 1 shows a side view/sectional view of a diode according to the related art. -
FIG. 2 shows a first exemplary embodiment. -
FIG. 3 shows a second exemplary embodiment. -
FIG. 4 shows a third exemplary embodiment. -
FIG. 5 shows a fourth exemplary embodiment of the diode according to the present invention. - In
FIG. 1 , a cross section is shown on the left side ofaxis 100 and an external view is shown on the right side ofaxis 100 of a diode for a generator, in particular for a generator in a motor vehicle. This diode has a press-inbase 1, which is provided on its outer side with so-called knurling, i.e., score marks. Press-inbase 1 is pressed into a corresponding opening of a metallic rectifier arrangement using this knurling. A particularly close formfitting connection of press-inbase 1 to the rectifier arrangement takes place due to the score marks of the knurling, whereby very good electrical contacting and very good dissipation of heat are ensured. As may be seen in the cross section, press-inbase 1 also has amounting base 2, on whichactual semiconductor element 3 is mounted. Thismetallic base 2 therefore represents ametallic contact 2 forsemiconductor element 3.Semiconductor element 3 is connected tometallic contact 2 by an electrically conductive connectinglayer 4.Semiconductor element 3 is also connected by an electrically conductive connectinglayer 5 tometallic contact 6. For the further discussion,metallic contact 6 is referred to as the first metallic contact, connectinglayer 5 is referred to as the first connecting layer, connectinglayer 4 is referred to as the second connecting layer, andmetallic contact 2 is referred to as the second contact. Furthermore,semiconductor element 3 may also have thin superficial contacting layers, which are situated betweensemiconductor element 3 and first connectinglayer 5 and second connectinglayer 4. For example, a layer sequence made of Cr, NiV7, and Ag may be used for the connection ofsemiconductor element 3 to first connectinglayer 5 and second connectinglayer 4. Furthermore, the entirety of firstmetallic contact 6,semiconductor component 3, and secondmetallic contact 2 is completely enveloped by apotting compound 7.Potting compound 7 is an insulating plastic compound, which has the task of absorbing a part of the mechanical forces which act onfirst contact 6, first connectinglayer 5 ofsemiconductor element 3, second connectinglayer 4, and secondmetallic contact 2. As an aid for the potting, a plastic ring 8 is also provided, which is used during the mounting as a potting sleeve forplastic compound 7. An epoxy filled with quartz grains or another high-temperature-resistant plastic may be used asplastic compound 7, for example. A material having good electrical conductivity and a material having good heat conductivity, for example, copper, is preferably used as the material forfirst contact 6 and/orsecond contact 2 and/or press-inbase 1. To ensure a good surface quality, these copper materials may be provided with a thin superficial nickel layer. Such a diode element, as shown inFIG. 1 , is already known, for example, from DE 195 49 202. - Either a solder or a sintering material may be used for first connecting
layer 5 and second connectinglayer 4. For the manufacturing, a solder is typically placed as a small solder plate betweensemiconductor element 3 and the first and second electrical contacts and then melted by a temperature treatment. The molten solder then wets (possibly with the aid of a flux) the surface ofsemiconductor element 3 andelectrical contacts semiconductor element 3 andmetallic contacts layer semiconductor element 3 and/or the metallic contacts. Printing or inlaying appropriate films is suitable for this purpose. The plastic is then converted into a gaseous state by a temperature treatment and the metal particles are bonded to one another and to the surfaces ofsemiconductor element 3 andmetallic contacts semiconductor element 3 andmetallic contacts semiconductor element 3, but rather also into an unintended edge region due to such misalignment. - During operation of the diodes in the forward direction, a forward voltage UF drops thereon, which results, at room temperature and current densities of 500 A/cm2, in the case of p-n diodes in a value of approximately 1 V, and in the case of high-efficiency diodes in approximately 0.6 V-0.8 V. The power drop linked thereto is converted into heat and is essentially dissipated via the press-in base and the rectifier arrangement of the generator. As a result, barrier layer temperature Tj of the diodes increases. Thus, in the case of high generator currents and, in addition, high ambient temperatures, barrier layer temperatures Tj of up to 240° C. are measured at the diode. In practice, the diodes are subjected to many temperature cycles. For example, 3000 temperature cycles are to be withstood with a failure rate less than 1%. The situation is exacerbated by the increased use of modern start-stop or recuperation systems, in the case of which approximately 0.2-2 million temperature cycles of approximately 40° C. to 80° C., which are superimposed on the mean diode temperature, may additionally occur.
- Of course, connecting
layers layers - The materials which are combined in the diode, silicon, connecting
layers layers layers layers Connecting layers plastic layer 7. The creep of connectinglayers - In addition, errors may occur during the mounting and the soldering of base (1), small solder plate (4, 5), semiconductor chip (3), and copper wire. For example, the solder may not be correctly placed during the mounting, or may run out during soldering. In the case of joining methods which do not use soft solder—for example, in the case of low-temperature silver sintering (NTV)—the joining layer may also be incorrectly placed during the construction, inter alia. The silver layer may be located too close to the chip edge or may even protrude beyond the chip edge, for example.
- A first exemplary embodiment of the present invention is shown in
FIG. 2 . A detail is shown inFIG. 2 , in which onlysemiconductor element 3, first connectinglayer 5, and firstmetallic contact 6 are shown. Second connectinglayer 4 and secondmetallic contact 2 are not shown in this view, since they are not significant for comprehending the present invention. InFIG. 2 , the internal structure ofsemiconductor element 3 is also shown in particular.Semiconductor element 3 is implemented as a plate-shaped semiconductor element, which has a first side, which faces toward firstmetallic contact 6. Furthermore, plate-shapedsemiconductor element 3 has a second side, which faces toward second connectinglayer 4 or secondmetallic contact 2.Second metal plating 2 and second connectinglayer 4 are not shown inFIG. 2 . - On the first side of plate-shaped
semiconductor element 3, which is referred to as the upper side hereafter, a p-doping 16 is provided in a middle area and a p-doping 14 is provided in an edge area. P-doping 16 forms, together with n-doping 13 of plate-shapedsemiconductor element 3, a p-n diode, which represents the actual diode for the rectifier. P-doping 14, which is situated in the edge area, also forms, with n-material 13 of plate-shapedsemiconductor element 3, a further diode, which is situated in the edge area. The upper side ofsemiconductor element 3 is provided in an area between p-doping 16 and p-doping 14 with adielectric layer 17, for example, a silicon oxide layer. A contact metal plating 15 is provided on p-doping 16, which includes, for example, the above-described layer sequence of chromium, nickel, and silver and establishes a good ohmic contact to p-doping 16. Furthermore, thismetal plating layer 15 establishes a good electrical contact to connectinglayer 5. A good ohmic contact betweenmetal contact 6 and the p-n diode, formed from p-doping 16 and n-material 13, is established by thismetal plating layer 15 and connectinglayer 5. P-doping 16 is provided in a middle area, i.e., this p-doping does not reach the lateral edge of plate-shapedsemiconductor element 3 at any point. P-doping 14 completely encloses p-doping 16, i.e., the entire edge area around the middle area is provided with a p-doping 14 and completely encloses the middle area. -
Edge area 18 of plate-shapedsemiconductor element 3 is typically produced in that a plurality ofsemiconductor elements 3 are manufactured on a large plate, in particular a silicon wafer, and then this large plate is cut into a plurality ofindividual semiconductor elements 3 by a sawing process. A plurality of mechanical micro-cracks is introduced by this sawing process into the edge area, i.e., inlateral edge 18, which results in a change of the electrical semiconductor properties of the material. In particular, such micro-cracks also extend into the area in which the further diodes, formed by p-doping 14 and n-doping 13, extend. The electrical properties of this further diode therefore differ significantly from the electrical properties of the diode which are produced by p-doping 16 and n-silicon 13. For an approximately 20 mm3 diode in the middle area having a breakthrough voltage in the range of 20 V, the blocking current, i.e., the current which flows upon the application of a blocking voltage for the diode in the middle area (p-doping 16-n-doping 13), is generally less than 100 nA. The blocking current of the further diode in the edge area (p-doping 14-n-doping 13), in contrast, is in the order of magnitude of 10 to 100 μA. Therefore, by measuring the blocking current, it may be determined whether only the diode in the middle area (p-doping 16-n-doping 13) or also the diode in the edge area (p-doping 14-n-doping 13) was contacted by connectinglayer 5. - In
FIG. 2 , a correct arrangement of connectinglayer 5 in relation to the diode in the middle area (16-13) is shown byreference numeral 5. A flawed arrangement of connectinglayer 5 in relation to plate-shapedsemiconductor element 3 is shown byreference numeral 5 a, in such a way that electrical contacting of the exposed contact of p-doping 14 also takes place via connectinglayer 5 a, which is now incorrectly situated. Due to incorrectly situated connectinglayer 5 a, the upper side of p-doping 14 and therefore the exposed electrical contact of the further diode in the edge area is therefore contacted. A current flow may therefore also take place via the further diode in the edge area (14-13), which has an influence on the electrical properties of the overall semiconductor element or the diode. If a current is applied in the forward direction to firstmetallic contact 6 and secondmetallic contact 2, the current will thus predominantly flow via the diode in the middle area (16-13) and an increased current of the further diode in the edge area (14-13) through the crystal defects will not have further influence. However, if a voltage is applied in the blocking direction, the current flow via the diode in the middle area (16-13) will only be slight, while the current flow via the further diode in the edge area (14-13) will have significantly greater influence than the current flow via the diode in the middle area (16-13). A possibility is thus provided of determining, by applying a blocking voltage, whether the first connecting layer only contacts the diode in the middle area (16-13) or also contacts the further diode in the edge area (14-13). To reliably ensure by a simple measurement whether the first connecting layer is correctly embodied between the first metallic contact and the first side of the semiconductor element, the diode and the further diode are to have a lateral distance from one another which is greater than the range of the space charge zone propagating from the diode in case of blocking, so that the space charge zone of the diode does not extend up to the further diode element. The blocking case is understood here as the extension of the space charge zone in the case of the maximum applicable blocking voltage. The maximum applicable blocking voltage is limited to a maximum value by a breakthrough of the diode in the middle area of the semiconductor element due to the avalanche effect. Also in this case (or up to a somewhat higher voltage), the space charge zone is also not to extend up to the further diode in the edge area. Alternatively, a circumferential, highly-doped semiconductor layer having inverted polarity, which delimits the extension of the space charge zone, may also be located between the two diodes on the semiconductor surface. -
FIG. 3 shows another exemplary embodiment of the present invention. The specific embodiment inFIG. 3 essentially corresponds to the specific embodiment according toFIG. 2 , andreference numerals FIG. 3 as inFIG. 2 . However, in contrast toFIG. 2 , a further metal plating 15 a is provided, which is constructed with regard to the materials precisely likemetal plating 15. However, metal plating 15 a is situated in the edge area above further diode 14-13, so that the exposed contact of this further diode is now no longer formed by the surface of p-doping 14, but rather by metal plating 15 a. Particularly simple contacting of the further diode is ensured by this measure, since an electrical contact of incorrectly situated connectinglayer 5 a to metal plating layer 15 a is ensured. It is thus ensured that contacting of incorrectly situated connectinglayer 5 a to further diode 14-13 is ensured. The recognition in principle of an incorrectly situated connectinglayer 5 is thus further improved. -
FIG. 4 shows another exemplary embodiment of the diode according to the present invention.Reference numerals FIGS. 2 and 3 . In contrast toFIGS. 2 and 3 , however, a plurality ofdifferent metal platings individual metal platings layer 5 a is prevented. Specifically, it has been shown that in the event of thermally related creep ofmetal layer 5 a, surfaces which are already covered with metal are very easily covered, and then at the end of such a superficial metal plating 15 a, 15 b, 15 c, further creep is prevented. Therefore, further thermally related creep of connectinglayer 5 is prevented by the arrangement as the multiple ring type structures ofmetal platings metal layers -
FIG. 5 shows another exemplary embodiment of the present invention.Reference numerals FIG. 3 . In contrast toFIG. 3 , however, a continuous p-doping 16, which forms a first p-n diode in a middle area, is not provided. Instead, a plurality of individual p-areas 19 is provided. In these p-areas 19, flat, highly n-dopedareas 20 are introduced, which form the source zones of MOS transistors. Athin gate oxide 21 is then provided on the upper side, which extends on the upper side ofsemiconductor element 3 from superficially exposedareas 13 via p-dopedareas 19 up to strongly n-dopedsource areas 20.Thin gate oxide 21 is then covered with an n-dopedpolysilicon gate 22, which is in turn completely covered bymetal plating 15. An MOS transistor is thus provided in the middle area ofsemiconductor element 3, in which the gate, body region, and source region are electrically short-circuited with one another. Such a component also behaves like a diode having a very low forward voltage and also only has a very small current flow in the blocking direction. In the case of such a component according toFIG. 2 , it may therefore also be established by measuring a blocking current whether an incorrect arrangement of connectinglayer FIG. 5 may also be embodied in other variations corresponding to the related art.
Claims (10)
1. A diode, comprising:
a plate-shaped semiconductor element that includes a first side and a second side;
a first metallic contact;
a first connecting layer for connecting the first side to the first metallic contact;
a second metallic contact; and
a second connecting layer for connecting the second side the second metallic contact, wherein:
the first side includes a diode element in a middle area and a further diode element in an edge area of the first side,
the further diode includes crystal defects as a result of a separating process of the plate-shaped semiconductor element,
the first connecting layer only establishes an electrical contact to the diode element and not to the further diode element, and
on the first side, the further diode element includes an exposed contact that is electrically contactable by the first connecting layer.
2. The diode as recited in claim 1 , wherein, in the event of an incorrect arrangement of the first connecting layer on the first side one of during manufacturing and during an operation of the diode, an electrical contact takes place to the exposed contact of the further diode element.
3. The diode as recited in claim 1 , wherein during the separating process, the semiconductor element is separated from a larger plate by a sawing that introduces the crystal defects into the edge area.
4. The diode as recited in claim 1 , wherein the first diode element is one of a p-n diode, a Schottky diode, an MOS field effect transistor, and an MOS field effect transistor having an electrically connected gate, body region, and source region.
5. The diode as recited in claim 1 , wherein the further diode is implemented as a p-n diode.
6. The diode as recited in claim 1 , wherein the first connecting layer is one of a soldered layer and a sintered layer.
7. The diode as recited in claim 1 , wherein the exposed contact includes a further metal layer.
8. The diode as recited in claim 7 , wherein the further metal layer is implemented as circumferential metal strips.
9. The diode as recited in claim 1 , wherein a lateral distance between the diode and the further diode is greater than a width of a space charge zone of the diode on an upper side of the semiconductor element.
10. The diode as recited in claim 1 , wherein a lateral extension of the further diode is at least as large as a thickness of the first connecting layer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/965,050 US10784255B2 (en) | 2014-06-27 | 2018-04-27 | Diode having a plate-shaped semiconductor element |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102014212455.7A DE102014212455B4 (en) | 2014-06-27 | 2014-06-27 | Diode with a plate-shaped semiconductor element |
DE102014212455.7 | 2014-06-27 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/965,050 Division US10784255B2 (en) | 2014-06-27 | 2018-04-27 | Diode having a plate-shaped semiconductor element |
Publications (1)
Publication Number | Publication Date |
---|---|
US20150380569A1 true US20150380569A1 (en) | 2015-12-31 |
Family
ID=54839755
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/744,358 Abandoned US20150380569A1 (en) | 2014-06-27 | 2015-06-19 | Diode having a plate-shaped semiconductor element |
US15/965,050 Active 2035-08-08 US10784255B2 (en) | 2014-06-27 | 2018-04-27 | Diode having a plate-shaped semiconductor element |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/965,050 Active 2035-08-08 US10784255B2 (en) | 2014-06-27 | 2018-04-27 | Diode having a plate-shaped semiconductor element |
Country Status (3)
Country | Link |
---|---|
US (2) | US20150380569A1 (en) |
CN (1) | CN105226039B (en) |
DE (1) | DE102014212455B4 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20180026110A1 (en) * | 2016-07-22 | 2018-01-25 | Semikron Elektronik Gmbh & Co. Kg | Power electronic switching device, arrangement herewith and methods for producing the switching device |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102014217938B4 (en) | 2014-09-08 | 2022-11-03 | Robert Bosch Gmbh | electronic component |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020140059A1 (en) * | 2001-03-29 | 2002-10-03 | Misuk Yamazaki | Semiconductor device |
US6703707B1 (en) * | 1999-11-24 | 2004-03-09 | Denso Corporation | Semiconductor device having radiation structure |
US20040099929A1 (en) * | 2001-12-04 | 2004-05-27 | Alfred Goerlach | Semiconductor arrangement with a pn transition and method for the production of a semiconductor arrangement |
US7193246B1 (en) * | 1998-03-12 | 2007-03-20 | Nichia Corporation | Nitride semiconductor device |
US20070138596A1 (en) * | 2004-01-15 | 2007-06-21 | Honda Motor Co., Ltd. | Semiconductor device module structure |
US20110291223A1 (en) * | 2010-05-26 | 2011-12-01 | Mitsubishi Electric Corporation | Semiconductor device |
US20120313212A1 (en) * | 2010-02-23 | 2012-12-13 | Fuji Electric Co., Ltd. | Semiconductor device |
US20120319163A1 (en) * | 2011-06-15 | 2012-12-20 | Denso Corporation | Semiconductor device including insulated gate bipolar transistor and diode |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE19549202B4 (en) | 1995-12-30 | 2006-05-04 | Robert Bosch Gmbh | Rectifier diode |
CN100426545C (en) * | 1998-03-12 | 2008-10-15 | 日亚化学工业株式会社 | Nitride semiconductor device |
JP4017258B2 (en) | 1998-07-29 | 2007-12-05 | 三菱電機株式会社 | Semiconductor device |
JP4839519B2 (en) | 2001-03-15 | 2011-12-21 | 富士電機株式会社 | Semiconductor device |
US6764999B2 (en) * | 2002-07-11 | 2004-07-20 | Stephen E. Bachman | Nasal delivery of parasiticides |
DE10316222B3 (en) | 2003-04-09 | 2005-01-20 | eupec Europäische Gesellschaft für Leistungshalbleiter mbH | Method for producing a robust semiconductor component and semiconductor component produced thereby |
US10236429B2 (en) * | 2013-12-06 | 2019-03-19 | Lumileds Llc | Mounting assembly and lighting device |
JP6107767B2 (en) * | 2013-12-27 | 2017-04-05 | トヨタ自動車株式会社 | Semiconductor device and manufacturing method thereof |
-
2014
- 2014-06-27 DE DE102014212455.7A patent/DE102014212455B4/en active Active
-
2015
- 2015-06-19 US US14/744,358 patent/US20150380569A1/en not_active Abandoned
- 2015-06-25 CN CN201510358301.6A patent/CN105226039B/en active Active
-
2018
- 2018-04-27 US US15/965,050 patent/US10784255B2/en active Active
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7193246B1 (en) * | 1998-03-12 | 2007-03-20 | Nichia Corporation | Nitride semiconductor device |
US6703707B1 (en) * | 1999-11-24 | 2004-03-09 | Denso Corporation | Semiconductor device having radiation structure |
US20020140059A1 (en) * | 2001-03-29 | 2002-10-03 | Misuk Yamazaki | Semiconductor device |
US20040099929A1 (en) * | 2001-12-04 | 2004-05-27 | Alfred Goerlach | Semiconductor arrangement with a pn transition and method for the production of a semiconductor arrangement |
US20070138596A1 (en) * | 2004-01-15 | 2007-06-21 | Honda Motor Co., Ltd. | Semiconductor device module structure |
US20120313212A1 (en) * | 2010-02-23 | 2012-12-13 | Fuji Electric Co., Ltd. | Semiconductor device |
US20110291223A1 (en) * | 2010-05-26 | 2011-12-01 | Mitsubishi Electric Corporation | Semiconductor device |
US20120319163A1 (en) * | 2011-06-15 | 2012-12-20 | Denso Corporation | Semiconductor device including insulated gate bipolar transistor and diode |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20180026110A1 (en) * | 2016-07-22 | 2018-01-25 | Semikron Elektronik Gmbh & Co. Kg | Power electronic switching device, arrangement herewith and methods for producing the switching device |
US10164026B2 (en) * | 2016-07-22 | 2018-12-25 | Semikron Elektronik Gmbh & Co. Kg | Power electronic switching device, arrangement herewith and methods for producing the switching device |
Also Published As
Publication number | Publication date |
---|---|
DE102014212455B4 (en) | 2024-07-04 |
US20180247934A1 (en) | 2018-08-30 |
US10784255B2 (en) | 2020-09-22 |
CN105226039B (en) | 2019-11-12 |
CN105226039A (en) | 2016-01-06 |
DE102014212455A1 (en) | 2015-12-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9698107B2 (en) | Semiconductor device and method of manufacturing a semiconductor device | |
US7432594B2 (en) | Semiconductor chip, electrically connections therefor | |
EP3118896B1 (en) | Semiconductor device | |
US20150311285A1 (en) | Fabrication method of semiconductor device, evaluation method of semiconductor device, and semiconductor device | |
US20150287666A1 (en) | Lead for connection to a semiconductor device | |
JPH0385755A (en) | Resin sealing type semiconductor device | |
JP6046262B2 (en) | Semiconductor device | |
JP4967472B2 (en) | Semiconductor device | |
US20140070226A1 (en) | Bondable top metal contacts for gallium nitride power devices | |
CN110612600B (en) | Semiconductor device with a plurality of semiconductor chips | |
US9059153B2 (en) | Semiconductor device | |
US10784255B2 (en) | Diode having a plate-shaped semiconductor element | |
US9324607B2 (en) | GaN power device with solderable back metal | |
US9224698B1 (en) | Semiconductor device | |
US20170018615A1 (en) | Semiconductor device and method of manufacturing semiconductor device | |
JP2017069569A (en) | Semiconductor device | |
US9640619B2 (en) | Methods of manufacturing wide band gap semiconductor device and semiconductor module, and wide band gap semiconductor device and semiconductor module | |
US10236430B2 (en) | Thermoelectric module | |
US20140353834A1 (en) | Semiconductor device | |
US9553067B2 (en) | Semiconductor device | |
JP5165925B2 (en) | Semiconductor device | |
JP4593526B2 (en) | Semiconductor device screening method and semiconductor device | |
KR102089990B1 (en) | Press-fit diode with high thermoshock change resistance | |
US20160093562A1 (en) | Non-insulated power semiconductor module and method of manufacturing the same | |
JP2012129537A (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ROBERT BOSCH GMBH, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GOERLACH, ALFRED;REEL/FRAME:037047/0021 Effective date: 20150630 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |