US20150371945A1 - Semiconductor device with contacts and metal interconnects and method of manufacturing the semiconductor device - Google Patents
Semiconductor device with contacts and metal interconnects and method of manufacturing the semiconductor device Download PDFInfo
- Publication number
- US20150371945A1 US20150371945A1 US14/843,549 US201514843549A US2015371945A1 US 20150371945 A1 US20150371945 A1 US 20150371945A1 US 201514843549 A US201514843549 A US 201514843549A US 2015371945 A1 US2015371945 A1 US 2015371945A1
- Authority
- US
- United States
- Prior art keywords
- interconnect
- layer
- interlayer insulation
- contact
- capacitance
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 229910052751 metal Inorganic materials 0.000 title claims abstract description 71
- 239000002184 metal Substances 0.000 title claims abstract description 71
- 239000004065 semiconductor Substances 0.000 title claims abstract description 66
- 238000004519 manufacturing process Methods 0.000 title description 30
- 239000010410 layer Substances 0.000 claims abstract description 184
- 238000009413 insulation Methods 0.000 claims abstract description 135
- 239000011229 interlayer Substances 0.000 claims abstract description 115
- 239000000463 material Substances 0.000 claims abstract description 36
- 238000009792 diffusion process Methods 0.000 claims abstract description 35
- 239000000758 substrate Substances 0.000 claims abstract description 26
- 230000008878 coupling Effects 0.000 claims description 25
- 238000010168 coupling process Methods 0.000 claims description 25
- 238000005859 coupling reaction Methods 0.000 claims description 25
- 230000000149 penetrating effect Effects 0.000 claims 1
- -1 capacitance devices Substances 0.000 abstract description 3
- 239000010408 film Substances 0.000 description 201
- 238000000034 method Methods 0.000 description 51
- 229920002120 photoresistant polymer Polymers 0.000 description 27
- 229910052814 silicon oxide Inorganic materials 0.000 description 10
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 9
- 238000000059 patterning Methods 0.000 description 8
- 230000004888 barrier function Effects 0.000 description 7
- 230000007423 decrease Effects 0.000 description 7
- 230000003247 decreasing effect Effects 0.000 description 7
- 238000005530 etching Methods 0.000 description 7
- 230000003071 parasitic effect Effects 0.000 description 7
- 238000001020 plasma etching Methods 0.000 description 7
- 239000011148 porous material Substances 0.000 description 7
- 238000000231 atomic layer deposition Methods 0.000 description 6
- 238000005229 chemical vapour deposition Methods 0.000 description 6
- 238000002955 isolation Methods 0.000 description 6
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 4
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 4
- 229910052782 aluminium Inorganic materials 0.000 description 4
- 239000002075 main ingredient Substances 0.000 description 4
- 239000007769 metal material Substances 0.000 description 4
- 238000000206 photolithography Methods 0.000 description 4
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 4
- 229920005591 polysilicon Polymers 0.000 description 4
- 238000004544 sputter deposition Methods 0.000 description 4
- 229910052715 tantalum Inorganic materials 0.000 description 4
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 4
- 229910052719 titanium Inorganic materials 0.000 description 4
- 239000010936 titanium Substances 0.000 description 4
- 229910052721 tungsten Inorganic materials 0.000 description 4
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 3
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- MCMNRKCIXSYSNV-UHFFFAOYSA-N ZrO2 Inorganic materials O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 description 3
- 229910052799 carbon Inorganic materials 0.000 description 3
- 229910052802 copper Inorganic materials 0.000 description 3
- 238000000151 deposition Methods 0.000 description 3
- 239000012789 electroconductive film Substances 0.000 description 3
- 238000010894 electron beam technology Methods 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 239000004615 ingredient Substances 0.000 description 3
- 150000004767 nitrides Chemical class 0.000 description 3
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 3
- 229910052707 ruthenium Inorganic materials 0.000 description 3
- 229910021332 silicide Inorganic materials 0.000 description 3
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 230000003068 static effect Effects 0.000 description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 2
- 238000004380 ashing Methods 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 229910017052 cobalt Inorganic materials 0.000 description 2
- 239000010941 cobalt Substances 0.000 description 2
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 2
- 239000000470 constituent Substances 0.000 description 2
- 230000009977 dual effect Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000011737 fluorine Substances 0.000 description 2
- 229910052731 fluorine Inorganic materials 0.000 description 2
- 238000007654 immersion Methods 0.000 description 2
- 239000007788 liquid Substances 0.000 description 2
- 230000008018 melting Effects 0.000 description 2
- 238000002844 melting Methods 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 229910052697 platinum Inorganic materials 0.000 description 2
- 230000003449 preventive effect Effects 0.000 description 2
- 239000011241 protective layer Substances 0.000 description 2
- 239000007858 starting material Substances 0.000 description 2
- 239000002344 surface layer Substances 0.000 description 2
- 229910052726 zirconium Inorganic materials 0.000 description 2
- 229910052691 Erbium Inorganic materials 0.000 description 1
- PXGOKWXKJXAPGV-UHFFFAOYSA-N Fluorine Chemical compound FF PXGOKWXKJXAPGV-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 229910052771 Terbium Inorganic materials 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- 229910052769 Ytterbium Inorganic materials 0.000 description 1
- QCWXUUIWCKQGHC-UHFFFAOYSA-N Zirconium Chemical compound [Zr] QCWXUUIWCKQGHC-UHFFFAOYSA-N 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- ISQINHMJILFLAQ-UHFFFAOYSA-N argon hydrofluoride Chemical compound F.[Ar] ISQINHMJILFLAQ-UHFFFAOYSA-N 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 125000004432 carbon atom Chemical group C* 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 125000001153 fluoro group Chemical group F* 0.000 description 1
- 229910052735 hafnium Inorganic materials 0.000 description 1
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 1
- 125000001183 hydrocarbyl group Chemical group 0.000 description 1
- 238000007689 inspection Methods 0.000 description 1
- 229910052747 lanthanoid Inorganic materials 0.000 description 1
- 150000002602 lanthanoids Chemical class 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 125000004430 oxygen atom Chemical group O* 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000002829 reductive effect Effects 0.000 description 1
- 238000004904 shortening Methods 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 238000005245 sintering Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76895—Local interconnects; Local pads, as exemplified by patent document EP0896365
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53257—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being a refractory metal
- H01L23/53266—Additional layers associated with refractory-metal layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0207—Geometrical layout of the components, e.g. computer aided design; custom LSI, semi-custom LSI, standard cell technique
-
- H01L27/10814—
-
- H01L27/10835—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
- H01L28/90—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions
- H01L28/91—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions made by depositing layers, e.g. by depositing alternating conductive and insulating layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/92—Capacitors having potential barriers
- H01L29/94—Metal-insulator-semiconductors, e.g. MOS
- H01L29/945—Trench capacitors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
- H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/09—Manufacture or treatment with simultaneous manufacture of the peripheral circuit region and memory cells
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
- H10B12/315—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor with the capacitor higher than a bit line
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/37—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the capacitor being at least partially in a trench in the substrate
- H10B12/377—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the capacitor being at least partially in a trench in the substrate having a storage electrode extension located over the transistor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/48—Data lines or contacts therefor
- H10B12/482—Bit lines
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/48—Data lines or contacts therefor
- H10B12/488—Word lines
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76816—Aspects relating to the layout of the pattern or to the size of vias or trenches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- This invention concerns a semiconductor device and a method of manufacturing the semiconductor device.
- Semiconductor devices that can reduce the size and increase the speed include, for example, those described in Japanese Unexamined Patent Publication No. 2011-54920.
- the semiconductor device described in Japanese Unexamined Patent Publication No. 2011-54920 has a hybrid circuit in which a logic circuit and a memory circuit are hybridized on one identical substrate. Capacitance devices forming a memory circuit are buried in a layer common with a multilayered wiring layer forming a logic circuit. An upper interconnect layer is formed over the capacitance devices. The interconnect of the upper interconnect layer (fifth layer interconnect 55 ) is utilized as a word line backing interconnect (column 0123 in Japanese Unexamined Patent Publication No. 2011-549920). The word line backing interconnect decreases the resistance of a word line.
- Japanese Unexamined Patent Publication No. 2009-105149 describes a semiconductor device in which bit lines are disposed in a layer over the capacitance devices.
- the bit line is coupled electrically by way of a contact with a diffusion layer of a transistor.
- the contact is disposed between each of the capacitance devices in adjacent to them.
- the method of manufacturing a semiconductor device described in Japanese Unexamined Patent Publication No. 2011-54920 utilizes the interconnect layer (in the layer) over the capacitance device as the word line backing interconnect. Accordingly, the degree of freedom for the design of the interconnect layer (in the layer) over the capacitance devices is lowered since this is on the premise of using the upper layer interconnect as the word line backing interconnect.
- the present invention provides a semiconductor device which includes: a substrate; an interlayer insulation layer disposed over the substrate; first transistors disposed over the substrate and buried in the interlayer insulation layer; a multilayered interconnect layer disposed over the interlayer insulation layer; capacitance devices disposed in the multilayered interconnect layer; a gate electrode and a diffusion layer of each of the first transistor; a metal interconnect in contact with the upper surface of the gate electrode, extended in a direction identical with the gate electrode, and buried in the interlayer insulation layer; and first contacts coupled to the diffusion layer of the first transistor and buried in the interlayer insulation layer, in which the metal interconnect includes a material identical with that of the first contact.
- the metal interconnect decreases the resistance of the gate electrode.
- the metal interconnect is buried in the interlayer insulation layer in the layer below the capacitance device. Accordingly, since the design for the interconnect layer (in the layer) over the capacitance device is not restricted by the utilization of the metal interconnect, the degree of freedom is improved.
- the present invention provides a method of manufacturing a semiconductor device which includes: forming first transistors each having a gate electrode and a first diffusion layer to a substrate; forming an interlayer insulation layer over the first transistors; forming interconnect trenches extended in a direction identical with that of the gate electrode to the interconnect insulation layer over the gate electrode and forming first contact holes for burying a contact in the interlayer insulation layer over the first diffusion layer; burying an identical metal layer in the interconnect trenches and in the first contact holes; forming an insulation layer over the first interlayer insulation layer; and burying capacitance devices in the insulation layer.
- the present invention provides a semiconductor device excellent in the degree of freedom for the design of the interconnect layer over the capacitance device.
- FIG. 1 is an upper plan view schematically showing a semiconductor device of a first embodiment
- FIG. 2 is an upper plan view schematically showing the periphery of a memory device of the first embodiment
- FIG. 3 is a cross sectional view along line A-A′ in FIG. 2 ;
- FIG. 4 is a cross sectional view along line B-B′ in FIG. 2 ;
- FIG. 5 is a cross sectional view along line C-C′ in FIG. 2 ;
- FIG. 6 is a cross sectional step view showing manufacturing procedures of a semiconductor device of the first embodiment
- FIG. 7 is a cross sectional step view showing manufacturing procedures of the semiconductor device of the first embodiment
- FIG. 8 is a cross sectional step view showing manufacturing procedures of the semiconductor device of the first embodiment
- FIG. 9 is a cross sectional step view showing manufacturing procedures of the semiconductor device of the first embodiment.
- FIG. 10 is a cross sectional step view showing manufacturing procedures of the semiconductor device of the first embodiment
- FIG. 11 is a cross sectional step view showing manufacturing procedures of the semiconductor device of the first embodiment
- FIG. 12 is a cross sectional step view showing manufacturing procedures of the semiconductor device of the first embodiment
- FIG. 13 is a cross sectional step view showing manufacturing procedures of the semiconductor device of the first embodiment
- FIG. 14 is a cross sectional step view showing manufacturing procedures of the semiconductor device of the first embodiment
- FIG. 15 is a cross sectional step view showing manufacturing procedures of the semiconductor device of the first embodiment
- FIG. 16 is a cross sectional step view showing manufacturing procedures of the semiconductor device of the first embodiment
- FIG. 17 is a cross sectional step view showing manufacturing procedures of the semiconductor device of the first embodiment
- FIG. 18 is a cross sectional view schematically showing the semiconductor device of a second embodiment.
- FIG. 19 is a cross sectional view schematically showing a semiconductor device of a third embodiment.
- FIG. 1 and FIG. 2 are plan views schematically showing a semiconductor device of the first embodiment.
- FIG. 3 to FIG. 5 show a cross sectional view along line A-A′, a cross sectional view along line B-B′, and a cross sectional view along line C-C′ shown in FIG. 2 .
- the semiconductor device of this embodiment has a substrate, an interlayer insulation layer, first transistors, a multilayered interconnect layer, capacitance devices, a metal interconnect, and first contacts.
- An interlayer insulation layer (contact interlayer insulation films 4 , 5 ) is disposed over a substrate (semiconductor substrate 1 ).
- Each of the first transistors (active device 3 a ) is disposed to the semiconductor substrate 1 and buried in the interlayer insulation layer.
- the first transistor has at least a gate electrode (gate electrode 32 ) and a diffusion layer.
- a multilayered interconnect layer is disposed over the interlayer insulation layer.
- Each of the capacitances device 19 is disposed in the multilayered interconnect.
- a metal interconnect (gate backing interconnect 30 ) is in contact with the upper surface of the gate electrode 32 , extended in a direction identical with that of the gate electrode 32 , and buried in the interlayer insulation layer (contact interlayer insulation film 4 ).
- Each of the first contacts (cell contact 10 a ) is coupled to the diffusion layer (not illustrated) of the first transistor (active device 3 a ), and buried in the interlayer insulation layer (contact interlayer insulation film 4 ).
- the metal interconnect (gate backing interconnect 30 ) includes a material identical with that of the first contact (cell contact 10 a ).
- the gate backing interconnect 30 in this embodiment is formed not to the interconnect layer in a layer over the capacitance device 19 but in a layer below the capacitance device 19 . Accordingly, since the design for the interconnect layer over the capacitance device 19 is not restricted by the utilization of the gate backing interconnect 30 , the degree of freedom is improved. Further, by forming the gate backing interconnect 30 , the resistance of the word line (gate electrode 32 ) can be lowered.
- FIG. 1 shows a semiconductor device of an embedded DRAM.
- the semiconductor device has a memory circuit and a logic circuit on one identical substrate. That is, as shown in FIG. 1 , a memory circuit 200 including capacitance devices 210 and a logic circuit 100 in which semiconductor devices are formed are hybridized on a semiconductor substrate 110 .
- the logic circuit 100 is formed not in a peripheral circuit 220 of the capacitance devices 210 in the memory circuit 200 but in a region different from the memory circuit 200 .
- the logic circuit region is a region in which a high speed logic circuit such as CPU (Central Processing Unit) or the like is formed.
- the general-purpose DRAM has a memory circuit but has no logic circuit.
- FIG. 2 shows an example of a layout of the memory circuit 200 .
- the memory circuit 200 includes capacitance devices 19 , gate electrodes 32 , and bit lines 34 .
- Two capacitance devices 19 are formed over a hexagonal diffusion layer.
- the capacitance device 19 is coupled by way of a capacitance contact 13 (capacitance device coupling contact) to the diffusion layer.
- the gate electrode 32 is formed for a plurality of diffusion layers.
- Bit lines 34 are formed in a direction substantially crossing the gate backing interconnects 30 .
- the bit line 34 is coupled by way of a cell contact 10 c (bit line coupling contact) to the diffusion layer.
- a line A-A′ is a line traversing the capacitance devices 19 but not traversing the bit lines 34 .
- a line B-B′ is a line traversing the bit line 34 .
- the line C-C′ is a line traversing the gate electrodes 32 but not traversing the bit lines 34 .
- a device isolation film 2 is formed to the surface of the semiconductor substrate 1 .
- the device isolation film 2 isolates the memory circuit region and the logic circuit region.
- a memory circuit 200 is formed in a memory circuit region.
- a logic circuit 100 is formed in a logic circuit region.
- the memory circuit 200 has active devices 3 a .
- the logic circuit 100 has active devices 3 b .
- the active devices 3 a and 3 b are, for example, transistors.
- the device isolation film 2 includes, for example, a silicon oxide film.
- a contact interlayer insulation film 4 is formed over the semiconductor substrate 1 .
- active devices 3 a and 3 b gate backing interconnects 30 , cell contacts 10 a , 10 b and 10 c , and bit contacts 36 are buried.
- the transistor (active device 3 a or 3 b ) has a diffusion layer famed to the surface layer of the substrate (source-drain region), a gate insulation film, and a gate electrode 32 disposed over the substrate.
- the gate electrode 32 is not particularly restricted and may be either a polysilicon electrode or a metal electrode.
- a metal layer, for example, of TiN may be formed over the polysilicon electrode.
- the gate electrode is generally referred to as a metal gate.
- the gate electrode may also include a material containing a metal, for example, nickel, platinum, cobalt, zirconium, tungsten, titanium, hafnium, tantalum, aluminum, ruthenium, and palladium.
- the metal electrode and the metal layer may include a plurality of kinds of stacked metal films but may also include a single metal layer.
- a silicide layer 20 may be formed to the surface layer of the diffusion layer.
- a gate backing interconnect 30 is formed over the gate electrode 32 situated in the memory circuit region.
- the gate backing interconnect 30 include a material different from that of the gate electrode 32 , and buried in the interlayer insulation layer (contact interlayer insulation film 4 ) identical with that of the gate electrode 32 .
- the gate backing interconnect 30 is preferably formed at least overriding the source-drain diffusion layers of an identical transistor.
- the lower surface of the gate backing interconnect 30 may be entirely or partially in contact with the upper surface of the gate electrode 32 .
- the upper surface of the gate backing interconnect 30 may form a surface identical with the upper surface of the contact interlayer insulation film 4 .
- the identical surface means a plane in which the maximum value of the scattering of the concavo-convex height relative to the average height of the surface is preferably 30 nm or less, more preferably, 20 nm or less and, further preferably, 10 nm or less when measured by the following measuring method.
- the measuring method includes, for example, a method of obtaining a cross sectional image including the upper surface of the upper coupling interconnect 18 and the upper surface of the interconnect 8 b by using SEM (Scanning Electron Microscope) or TEM (Transmission Electron Microscope) and measuring the scattering of the height of the step based on the cross sectional image, and a method of measuring the profile for the height in the direction of a plane by a step gauge used generally for the inspection step in the production process of semiconductor devices.
- SEM Sccanning Electron Microscope
- TEM Transmission Electron Microscope
- the gate backing interconnect 30 preferably includes a material identical with that of the cell contact 10 a coupled to the diffusion layer of the active device 3 a .
- the gate backing interconnect 30 preferably includes, for example, a metal material containing one of W, Cu, Al, etc. and preferably includes a metal material containing W as a main ingredient or including W.
- material identical with - - - - ” means that the composition of ingredients is identical or main ingredients are identical.
- containing - - - - - as a main ingredient” in this embodiment means that the ingredient is contained, for example, by 90 mass % or more.
- the gate backing interconnect 30 includes a material identical with that of the cell contact 10 a , the gate backing interconnect 30 and the cell contact 10 a are formed by an identical step. Therefore, the manufacturing process can be simplified. Further, since the gate backing interconnect 30 includes a metal material containing W, the metal ingredient of the gate backing interconnect 30 can be prevented from diffusing into the interlayer insulation film.
- the gate backing interconnect 30 may include a material identical with that of a cell contact 10 b coupled to the diffusion layer of the active device 3 b .
- the active device 3 b (second transistor) is disposed to the semiconductor substrate 1 and situated in the logic circuit region which is a region different from the memory circuit region including the first transistor (active device 3 a ).
- a second connect (cell contact 10 b ) couples the active device 3 b and the first interconnect.
- the first interconnect is situated to the lowermost interconnect layer of the multilayered interconnect layer situated in the logic circuit region.
- the gate backing interconnect 30 is formed in the layer identical with that of the cell contact 10 a in the region of the memory circuit 200 and the cell contact 10 b in the region of the logic circuit 100 . Further, the gate backing interconnect 30 includes a material identical with that of the cell contact 10 a and the cell contact 10 b.
- a bit contact 36 may be formed overriding two diffusion layers isolated by the device isolation film. The bit contact 36 may be extended in one direction along the device mounting surface.
- a contact interlayer insulation film 5 , a cap film 6 a , and an interlayer insulation film 7 a are formed over the contact interlayer insulation film 4 .
- An interconnect 8 a , a bit line 34 , an interconnect 35 , and a capacitance contact 13 a are buried in the layers. That is, the bit line 34 and the capacitance contact 13 a are formed in a layer identical with that of the interconnect 8 a of the lowermost interconnect.
- the bit line 34 and the capacitance contact 13 a are situated in the region of the memory circuit 200 .
- the interconnect 8 a is situated in the region of the logic circuit 100 .
- a barrier metal film is formed along the lateral surface and the bottom of the interconnect 8 a , the bit line 34 , and the capacitance contact 13 a , and a metal film is buried inside thereof.
- a silicon oxide film may be used to at least one layer of the contact interlayer insulation films 4 and 5 and an insulation film having a specific dielectric constant lower than that of the silicon oxide film is more preferred.
- an insulation film generally referred to as a low dielectric constant film in which oxygen atoms in the silicon oxide film are substituted with fluorine or carbon atoms and hydrocarbon groups, or a so-called porous film at least having silicon, oxygen, and carbon and containing fine pores with a diameter of several nanometers or less in the insulation film may also be used.
- the specific dielectric constant of the insulation films is preferably 3.1 or less in a case of an insulation film not having fine pores in the film and, more preferably, 2.6 or less in a case of an insulation film having fine pores in the film.
- the bit line 34 is coupled by way of a cell contact 10 c or the bit contact 36 to the diffusion layer of the active device 3 a .
- the upper surface of the bit line 34 may form a plane identical with the upper surface of the interconnect 8 a .
- the bit line 34 preferably include a material identical with that of the interconnect 8 a .
- the bit line 34 preferably includes a metal film containing, for example, one of W, Cu, and Al and preferably includes a metal film containing Cu as a main ingredient or a metal film including Cu.
- bit line 34 is formed in the step identical with that of the interconnect 8 a , the manufacturing process can be simplified. Further, when the bit line 34 and the interconnect 8 a include a metal film containing Cu, the operation speed of the semiconductor device can be improved further than in the case of using W.
- the bit line 34 can be formed in a layer identical with that of the lowermost interconnect (interconnect 8 a ). Therefore, it not necessary to form a contact layer between the interconnect 8 a and the cell contact 10 b in the region of the logic circuit 100 .
- the parasitic resistance is decreased and the operation speed of the semiconductor device can be increased by so much as the contact layer is not necessary in the direction of the interlayer in the region of the logic circuit 100 .
- the e-DRAM in this embodiment can be designed by using device parameters identical with those of pure logic products.
- the bit line 34 can be formed in the layer below the capacitance device 19 of the region of the memory circuit 200 by utilizing the interconnect of the logic circuit 100 . That is, the bit line 34 can includes the material identical with that of the interconnect 8 a , or the upper surface of the bit line 34 and the upper surface of the lowermost interconnect (interconnect 8 a ) can be formed as an identical surface. Accordingly, when the interconnect 8 a is formed under planarization, the planarity of the interlayer insulation film 7 a in the region of the memory circuit is improved. Therefore, since scattering of the height of the capacitance device 19 situated over the interlayer insulation film 7 a in the memory circuit region can be suppressed, scattering of the capacitance can be decreased.
- the capacitance contact 13 b preferably include a material identical with that of the bit line 34 and the interconnect 8 a.
- a signal is inputted to the gate backing interconnect 30 from a word line driver situated outside of a cell array.
- FIG. 2 shows an enlarged view for the end of the cell array.
- the gate backing interconnect 30 is electrically coupled with the active device 3 b situated in the logic circuit 100 by way of an interconnect 35 .
- the interconnect 35 is coupled to the gate backing interconnect 30 and the cell contact 10 b by way of via holes.
- the interconnect 35 is preferably formed by a step identical with that of the interconnect 8 a . That is, the interconnect 35 can be made of a material identical with that of the interconnect 8 a.
- a cap film 6 b is formed over the upper surface of the bit lines 34 .
- the cap film 6 b may also have a metal diffusion preventive film.
- the cap film 6 b can prevent diffusion of Cu into the interlayer insulation layer.
- An interlayer insulation film 7 b , a cap film 6 c , an interlayer insulation film 7 c , and a cap film 6 d are formed over the cap film 6 b .
- the capacitance device 19 , the capacitance contact 13 , and interconnects 8 b and 8 c are formed in the layers.
- the capacitance device 19 includes a lower electrode 14 , a capacitance dielectric film 15 , and an upper electrode 16 .
- the capacitance device 19 is buried in a concave portion formed in the multilayered interconnect layer (hereinafter referred to as a concave portion for burying capacitance device).
- the capacitance device 19 is formed for two layers of interlayer insulation films, but this embodiment is not restrictive and the capacitance device may be formed for three or more layers.
- the lower electrode 14 and the upper electrode 16 function as electrodes that sandwich the capacitance dielectric film to form a parallel plate capacitance device.
- the lower electrode 14 and the upper electrode 16 are preferably formed of a material including a high melting metal such as titanium or tantalum, or nitrides thereof, and a material capable of improving the crystallinity of the capacitance dielectric film 15 is used preferably.
- the film has higher specific dielectric constant than a silicon nitride film, for example, a film of zirconium dioxide (ZrO 2 ), zirconium aluminate (ZrAlO x ) and, further, a film with addition of lanthanoid such as Tb, Er, Yb, etc. to zirconium dioxide.
- the static capacitance of the capacitance device 19 can be increased by increasing the specific dielectric constant of the capacitance dielectric film 15 .
- the lower electrode 14 , the capacitance dielectric film 15 , and the upper electrode 16 are stacked along the bottom and the side walls of the concave portion for burying a capacitance device.
- a buried electrode 18 b is buried in the concave portion for burying the capacitance device in other portions than the portion where the lower electrode 14 , the capacitance dielectric film 15 , and the upper electrode 16 are buried.
- a lead interconnect 18 a is formed over the buried electrode 18 b .
- the lead interconnect 18 a is formed in an interconnect trench extended continuously to the outside at the upper end of the concave portion for burying the capacitance device (hereinafter referred to as an upper interconnect trench).
- the buried electrode 18 b and the lead interconnect portion 18 a are formed of the identical material and by one identical step.
- the capacitance device 19 and the active device 3 a are coupled by the capacitance contact 13 .
- the capacitance contact 13 includes a cell contact 10 a , a capacitance contact 13 a , and a capacitance contact 13 b . That is, the capacitance contact 13 has at least three or more contacts arranged in the interlayer direction. Among the three contacts, at least the intermediate contact may include a material different from that of the contacts on the ends. For example, the intermediate contact includes a Cu-containing metal and the contacts at the ends include a W-containing metal.
- the capacitance contact 13 a is coupled by way of the cell contact 10 a to the diffusion layer of the active device 3 a .
- the capacitance contact 13 b electrically couples the lower electrode 14 and the capacitance contact 13 a.
- the lower end of the capacitance device 19 covers the capacitance contact 13 b .
- the capacitance contact 13 b has an upper end situated in the interlayer insulation film 7 b identical with the lower end of the capacitance device 19 .
- the lower electrode 14 of the capacitance device 19 covers the upper surface and at least the upper portion of the side wall of the capacitance contact 13 b .
- the capacitance contact 13 b has a protrusion protruding upward from the upper surface of the cap film 6 b and a via portion for coupling the protrusion and the capacitance contact 13 a .
- the entire surface of the protrusion of the capacitance contact 13 b is covered only by the lower electrode 14 .
- the electrode area of the capacitance device 19 can be increased to improve the static capacitance since the protrusion of the capacitance contact 13 b is covered by the lower electrode 14 .
- a hard mask 31 and a barrier metal film 17 may be formed between the upper electrode 16 and the buried electrode 18 b .
- the capacitance devices 19 adjacent to each other may use the capacitance dielectric film 15 and the upper electrode 16 in common. That is, the capacitance dielectric film 15 and the upper electrode 16 may be formed continuously for the inner wall of the concave portions for burying the capacitance devices adjacent to each other and the upper connect trench.
- a side wall protective layer may be formed on the side wall of the capacitance device 19 relative to the interlayer insulation film.
- the side wall protective layer is a film which is denser than the interlayer insulation film. Accordingly, an advantageous effect of decreasing the leak current between the layer electrodes 14 of the adjacent capacitance devices 19 and improving the reliability for long time insulation can be obtained.
- the material for the interlayer insulation film may be a usual insulation film of low dielectric constant containing fluorine, carbon, etc. in a silicon oxide film, or a so-called porous film in which fine pores are formed in the insulation film.
- the interlayer insulation films 7 a to 7 e in which the interconnects are buried preferably include a film of low dielectric constant.
- an insulative material containing Si and containing at least one element selected from C, 0 , and H, or a material using the constituent elements described above, and containing pores in the film is used as the interlayer insulation layer.
- the pore size is desirably small so that gaseous starting materials used for depositing the metal electrode or the capacitance dielectric film in the step of forming the capacitance device to be formed subsequently do not penetrate into the film. Since most of gaseous starting materials have a size of 0.5 to 1 nm, it is necessary that the pore size is 1 nm or less and, preferably, 0.5 nm or less.
- the specific dielectric constant of the interlayer insulation layer is more preferably lower than that of a silicon oxide film in order to decrease the parasitic capacitance between the interconnects. This is not restrictive only to the logic circuit 100 or the memory circuit 200 .
- all of the interlayer insulation layers in the layer identical with the capacitance device 19 may preferably include a film of low dielectric constant.
- all of insulation layers of a plurality of the interconnect layers in the layer identical with the capacitance device 19 are insulation layers having a lower specific dielectric constant than that of the silicon oxide film. This can decrease the parasitic capacitance between the interconnects and between the contacts and can increase the operation speed of the semiconductor device.
- the cap layer is an insulation film including silicon, carbon, or nitrogen, or having a stacked structure of films containing them, and a film having diffusion resistance to metals (metal diffusion preventive film) is more preferred.
- An example of the cap layer is a SiC film or SiON film and a SiCN film, or a stacked film thereof.
- Interconnects 8 a to 8 c are formed more preferably by a dual damascene method used usually as a method of forming a multilayered interconnect in the semiconductor device. This can decrease the manufacturing cost of the interconnect and can decrease the resistance of the via portion coupling an interconnect and other interconnect present in different layers.
- the interconnect formed by the damascene method includes a via portion unless otherwise specified expressively.
- a barrier metal film is formed at the periphery of each of the interconnects 8 a to 8 c .
- the barrier metal film is, for example, a film of titanium, tantalum, ruthenium or nitrides or, further, a stacked film thereof.
- an interlayer insulation film 7 d , a cap layer 6 e , an interlayer insulation film 7 e , and a cap layer 6 f are formed over the cap film 6 d .
- Interconnects 201 a , 201 b having a fixed potential, global bit interconnects 202 such as signal interconnects 202 a and 202 b , a power source-ground interconnect 203 , and interconnects 8 d and 8 e are formed over the cap film 6 d .
- the interconnect layer over the capacitance device 19 is utilized as a functional interconnect such as the global bit interconnect 202 other than the gate backing interconnect.
- the contact layer for coupling the interconnect in the lowermost layer and the cell contact 10 b is not necessary in the logic circuit region.
- the multilayered interconnect layer in the logic circuit region is lowered by one step, a resource is insufficient by one interconnect layer in the design of the memory circuit region.
- the gate backing interconnect can be formed over the gate electrode in this embodiment. Accordingly, the degree of freedom for the design of the layer over the capacitance device can be increased by so much as one interconnect layer. That is, the interconnect layer over the capacitance device can be utilized for other use than the gate backing interconnect. In other words, the metal interconnect layer used so far as the backing interconnect can be used as an interconnect forming the memory circuit.
- insufficiency of the resource of the interconnect layer can be supplemented by controlling the position of disposing the gate backing interconnect. Therefore, in this embodiment, the design for the logic circuit with no contact layer can be utilized as it is without increasing the interconnect layer.
- the gate backing interconnect can be formed in a layer not over but below the capacitance device. Therefore, the contact for coupling the gate backing interconnect and the gate electrode from the lower layer to the upper layer of the capacitance device is not required.
- the bit line is also formed in a layer below the capacitance device. Accordingly, since it is not necessary to form the contact between each of the capacitance devices in the memory circuit region, the distance between the capacitance devices can be narrowed. This can increase the density of disposing the capacitance devices.
- FIGS. 6 to 17 are views showing the procedures of the method of manufacturing the semiconductor device according to the first embodiment.
- WL shows a cross sectional portion of the word line in the longitudinal direction
- BL shows a cross sectional portion of the bit line in the longitudinal direction.
- cross sectional views in multiple directions are contained in one drawing for the sake of easy explanation.
- the method of manufacturing the semiconductor device of this embodiment includes the following steps. At first, first transistors (active devices 3 a ) each having a gate electrode 32 and a first diffusion layer are formed to a substrate (semiconductor substrate 1 ). Successively, an interlayer insulation layer (contact interlayer insulation film 4 ) is formed over the active devices 3 a . Successively, an interconnect trench (backing interconnect trench 42 ) extended in the direction identical with the gate electrode 32 is formed in the contact interlayer insulation film over the gate electrode 32 , and a first contact hole (contact hole 44 ) for burying a contact is formed in the contact interlayer insulation film 4 over the first diffusion layer.
- An identical metal layer (gate backing interconnect 30 and cell contact 10 a ) are buried in the backing interconnect trench 42 and the contact hole 44 .
- Insulation layers (interlayer insulation films 7 b , 7 c ) are formed over the contact interlayer insulation film 4 .
- a capacitance device 19 is buried in the insulation layer. They are to be described more specifically.
- a device isolation film 2 is formed in the surface of the semiconductor substrate 1 .
- Transistors such as active devices 3 a and 3 b are formed in a device region partitioned by the device isolation film 2 .
- the transistor has a gate electrode and a diffusion layer.
- a polysilicon electrode used usually or a partially metal silicided polysilicon electrode may be used, or a metal gate electrode may be used.
- the method of forming the metal gate electrode includes, for example, a gate first method or a gate last method.
- a silicide layer 20 may be formed on the diffusion layer.
- the silicide layer 20 includes, for example, an alloy of a metal such as cobalt, nickel or platinum and silicon.
- a contact interlayer insulation film 4 is formed over the active devices 3 a and 3 b .
- Plural openings are formed by selectively removing the contact interlayer insulation film 4 .
- a photoresist is formed over the contact interlayer insulation film 4 by a coating method or the like and a desired pattern is transferred by a photolithography to form openings in the photoresist. Openings are formed in the contact interlayer insulation film 4 by a method, for example, of reactive ion etching by using a photoresist as a mask. Subsequently, the photoresist is removed.
- a method of forming the openings in the contact interlayer insulation film 4 is to be described specifically.
- a double patterning method can be used for example in this embodiment.
- An example of the double patterning method is to be described.
- a pattern of contact holes is formed to the photoresist over the diffusion layers of the transistors by first exposure.
- a pattern of a backing interconnect trench is formed to the photoresist over the gate electrode 32 by second exposure.
- a pattern for the contact holes 44 and the backing interconnect trenches 42 adjacent to each other can be obtained at a high accuracy by the double patterning method.
- the pattern for the backing interconnect trenches 42 can be formed previously.
- the distance between the contact hole 44 and the backing interconnect trench 42 can be shortened by shortening the wavelength in exposure and, further, making the exposure sequence for adjacent patterns different.
- a plurality of openings are formed in the contact interlayer insulation film 4 by etching, etc. using a mask obtained by the double patterning method. That is, backing interconnect trenches 42 , contact holes 41 , 43 and 44 , and a bit contact hole 45 are formed in the contact interlayer insulation film 4 . Then, the hot resist is removed.
- the contact holes 44 , 43 situated in the memory circuit region may be formed at the same time with the contact hole 41 (second contact hole for burying the contact) situated in the logic circuit region.
- the contact hole 41 is formed in the interlayer insulation layer over the second diffusion layer of the second transistor (active device 3 b ). Further, a bit contact hole 45 may also be formed at the same time with the contact holes 41 , 43 , and 44 .
- a metal film 50 is deposited over the contact interlayer insulation film 4 .
- an identical metal film is buried in the plurality of openings formed in the contact interlayer insulation film 4 .
- the contact holes 44 situated in the memory circuit region and the backing interconnect trenches 42 are buried with the identical metal film.
- the contact hole 41 and the backing interconnect trench 42 situated in the logic circuit region are buried by the identical metal film.
- a method used usually for forming the semiconductor device such as a CVD (Chemical Vapor Deposition) method, a sputtering method, an ALD (Atomic Layer Deposition) method, or the like is used. In this embodiment, description is to be made of a case of using W as the metal film 50 .
- an excess metal film 50 is removed by a CMP (Chemical Mechanical Polishing) method.
- CMP Chemical Mechanical Polishing
- a contact interlayer insulation film 5 , a cap film 6 a , and an interlayer insulation film 7 a are formed over the contact interlayer insulation film 4 .
- a bit line trench 46 , an interconnect trench 47 , and a contact hole 48 are formed in the layers by using photolithography and etching.
- a collective exposure method may be used, or the double patterning method described above may also be used.
- an ArF exposure can be used for instance.
- ArF exposure including liquid immersion ArF exposure, EUV exposure, EB exposure, etc. can be used.
- the upper surface of the bit contact 36 and the upper surface of the cell contact 10 c are exposed at the bottom of the bit line trench 46 .
- the upper surface of the cell contact 10 b is exposed at the bottom of the interconnect trench 47 .
- the upper surface of the cell contact 10 a is exposed to the bottom of the contact hole 48 .
- the bit line trench 46 , the interconnect trench 47 , and the contact hole 48 may be formed simultaneously or may be formed at different timing.
- bit line 34 an interconnect 8 a , and a capacitance contact 13 a are formed.
- bit line 34 or the capacitance contact 13 a is formed in the step identical with the interconnect 8 a .
- description is to be made to a case of using Cu for the metal film 52 .
- the bit line 34 can be formed in the memory circuit region by utilizing the interconnect of the logic circuit. Accordingly, the bit line 34 of a height identical with that of the interconnect is formed in the memory circuit region. Thus, even when CMP is performed for the formation of the interconnect, the planarity of the interlayer insulation film 7 a at the periphery of the bit line 34 can be ensured.
- a cap film 6 b is formed over the interlayer insulation film 7 a .
- the upper surfaces of the bit line 34 , the interconnect 8 a , and the capacitance contact 13 a are covered by the cap film 6 b.
- a photoresist 54 is formed over the cap film 6 b .
- a hole 55 is formed in the photoresist 54 .
- a via hole 57 is opened by etching or the like.
- a metal film 56 is formed over the cap film 6 a .
- the metal film 56 is buried in the via hole 57 .
- the metal film 56 is deposited, for example, by a CVD method.
- a protrusion is formed at the top end of the capacitance contact 13 b by a reactive ion etching method or the like.
- the protrusion of the capacitance contact 13 is formed preferably at a position just below a capacitance device 19 formed by subsequent steps.
- interconnects and capacitance devices can be performed in accordance with the method as described in Japanese Unexamined Patent Publication No. 2011-54920. That is, an interlayer insulation film 7 b is formed successively over the cap film 6 b . An interconnect 8 b is formed to the interlayer insulation film 7 b by a damascene method used usually.
- protrusions of the capacitance contacts 13 are arranged over the cap film 6 b of the memory circuit region.
- the interlayer insulation film 7 b is raised by so much as the height of the protrusions.
- a cap film 6 c is deposited so as to cover at least the upper surface of the interconnect 8 b .
- An interlayer insulation film 7 c is deposited over the cap film 6 c .
- An insulation film as a hard mask is deposited over the interlayer insulation film 7 c .
- As the hard mask an insulation film having higher selectivity to the interlayer insulation films 7 b and 7 c upon fabricating the interlayer insulation films 7 b and 7 c is preferred and, for example, a silicon oxide film is preferred.
- a photoresist is deposited over the hard mask.
- a pattern for the upper coupling interconnect trench is formed to the photoresist by a method, for example, of photolithography.
- photoresist either a single layer of a photoresist, or a multilayered photoresist layer including, for example, a planarizing organic film, a silicon oxide film, an antireflection film, and a photoresist may be used.
- an upper coupling interconnect trench is formed in the interlayer insulation film 7 c .
- a fine fabrication method such as reactive ion etching can be used.
- the height of the upper coupling interconnect trench can be controlled by properly adjusting etching conditions (selectivity, etc.). Then, the photoresist is removed.
- a multilayered resist layer is formed over the interlayer insulation film 7 c and over the hard mask in the upper coupling interconnect trench.
- a concave pattern for burying the capacitance device is formed in the multilayered resist layer by a method, for example, of photolithography.
- a concave portion for burying the capacitance device is formed in the interlayer insulation film 7 b , the cap film 6 c , and the interlayer insulation film 7 c by a fine fabrication method such as reactive ion etching using a multilayered resist layer as a mask.
- the multilayered resist layer is removed by ashing during fabrication of the concave portion for burying the capacitance device.
- at least the upper surface and the lateral wall of the protrusion of the capacitance contact 13 b are exposed at the bottom of the concave portion for burying the capacitance device.
- the concave portion for burying the capacitance device is formed after forming the upper coupling interconnect trench, the concave portion for burying the capacitance device may be formed before forming the coupling interconnect trench.
- a lower electrode 14 is deposited at least on the bottom and on the lateral wall of the upper coupling interconnect trench and the concave portion for burying the capacitance device.
- a method usually used for the formation of the semiconductor device such as a CVD method, a sputtering method, and an ALD method may be used.
- a photoresist is buried inside the concave portion for burying the capacitance device by a coating method or the like. It is preferred that the photoresist is formed to such a height that it remains only in the concave portion for burying the capacitance device but does not reach the upper end of the concave portion for burying the capacitance device.
- an unnecessary photoresist may be removed by performing exposure-development processing to the photoresist.
- the lower electrode 14 is etched back, for example, by a method of reactive ion etching.
- the lower electrode 14 not reaching the upper end of the concave portion for burying the capacitance device can be formed. Then, the photoresist is removed.
- a capacitance dielectric film 15 and an upper electrode 16 are deposited over the lower electrode 14 .
- the capacitance dielectric film 15 and the upper electrode 16 are formed at least over the bottom and the lateral wall of the concave portion for burying the capacitance device, and over the bottom and on the lateral wall of the upper coupling interconnect trench.
- a method used usually for forming the semiconductor device such as a CVD method, a sputtering method, and an ALD method can be used.
- an ALD method capable of depositing a thin film of several nm in thickness at good uniformity is more preferred.
- a sintering step may also be performed for improving the crystallinity.
- a photoresist is formed inside the concave portion for burying the capacitance device and inside the upper coupling interconnect trench.
- the resist is formed such that it does not remain over the hard mask that remains in the logic circuit region. If necessary, an unnecessary photoresist formed in the logic circuit region is removed by performing exposure and development processing or performing entirely etching back the photoresist.
- the upper electrode 16 and the capacitance dielectric film 15 are etched back by the method, for example, of reactive ion etching.
- the upper electrode 16 and the capacitance dielectric film 15 over the hard mask can be removed.
- the photoresist is removed by ashing or the like.
- an electroconductive hard mask 31 is deposited over the bottom and on the lateral wall of the concave portion for burying the capacitance device and over the bottom and on the lateral wall of the upper coupling interconnect trench.
- a high melting metal and nitride thereof such as titanium and titanium nitride and tantalum and tantalum nitride, ruthenium, etc., or stacked structures thereof may be used.
- a method of forming the hard mask 31 a method usually used for forming the semiconductor device, for example, a CVD method, a sputtering method, or an ALD method may be used.
- the hard mask 31 preferably has a thickness sufficient to perform subsequent fabrication for the logic circuit interconnect.
- the hard mask 31 may sometimes remain as the upper electrode of the capacitance device 19 , the hard mask preferably has a low electric resistance. That is, the hard mask 31 remaining inside the concave portion for burying the capacitance device functions as the upper electrode. Accordingly, the hard mask 31 may be set to such a thickness that it is eliminated after fabrication of the logic circuit interconnect to be described later. That is, as the material of the hard mask 31 , a material identical with that of the upper electrode 16 can be used.
- the hard mask 31 and the upper electrode 16 may include identical or different type of material and it is more preferred that they include an identical material.
- an interconnect trench for burying an interconnect 8 c is formed in the logic circuit region.
- the hard mask 31 may be removed by reactive ion etching or the like after forming the opening. By using the method, the thickness of the hard mask 31 remaining inside the capacitance device 19 can be reduced to lower the resistance value of the upper electrode of the capacitance device.
- the electroconductive film may include a metal containing Cu, W or Al and, among them, the conductive film preferably includes a Cu-containing material. Then, the electroconductive film, the barrier metal film, and the hard mask are removed by the method, for example, of a CMP method. Thus, the capacitance device 19 , the upper coupling interconnect 18 , and the interconnect 8 c are formed. While the upper coupling interconnect 18 and the interconnect 8 c are preferably formed by an identical step, they may be formed by separate steps.
- the upper coupling interconnect 18 may include a material identical with that of the metal film of the interconnect 8 c or may include a different material.
- the interconnect trench is formed after forming the concave portion for burying the capacitance device, but this order is not restrictive and the concave portion for burying the capacitance device may be formed after burying the metal film in the interconnect trench.
- a cap film 6 d is formed over the upper surface of the upper coupling interconnect 18 and over the upper surface of the interconnect 8 c .
- an interlayer insulation film 7 d , a cap film 6 e , an interlayer insulation film 7 e , and a cap film 6 f are formed over the cap film 6 d .
- interconnects 8 d , 8 e , interconnects 201 a and 201 b having a fixed potential, signal interconnects 202 a and 202 b , and a power supply-ground interconnect 203 are formed in respective insulation films.
- FIG. 18 is a cross sectional view schematically showing a semiconductor device of the second embodiment.
- the second embodiment is identical with the first embodiment except that an interlayer insulation film 7 b is present between the lower end of the capacitance device 19 and the cap film 6 b . This is to be described specifically.
- the lower end of the capacitance device 19 is preferably in contact at least with the upper surface of the capacitance contact 13 .
- the lower end of the capacitance device 19 may be at a position identical with the lower end of the interconnect portion of the interconnect 8 b situated in an identical layer.
- the bottom of the concave portion for burying the capacitance device may form a surface identical with the bottom of the interconnect trench of the interconnect layer in an identical layer.
- a stopper film may be formed at the periphery of the bottom of the concave portion for burying the capacitance device. Control for the position of the bottom of the concave portion for burying the capacitance device can thus be facilitated.
- the distance between the lower end of the capacitance device 19 and the bit line 34 can be increased compared with the case where the lower end of the capacitance device 19 is in contact with the cap film 6 b . This can suppress increase in the parasitic capacitance between the capacitance device 19 and the bit line 34 .
- the method of manufacturing the semiconductor device according to the second embodiment is different from the first embodiment in that the former has the following steps. That is, a cap layer (cap film 6 a ) is formed at first over the interlayer insulation layer (contact interlayer insulation film 4 ). Then, an insulation layer (interlayer insulation film 7 b ) is formed over the cap film 6 a . Then, a concave portion (concave portion for burying the capacitance device) not reaching the cap film 6 b is formed in the interlayer insulation film 7 b . Subsequently, a capacitance device 19 is buried in the concave portion.
- the concave portion In the step of forming the concave portion, at least the upper surface of the capacitance contact 13 b is exposed at the bottom of the concave portion for burying the capacitance device.
- the lower layer of the interlayer insulation film 7 b is not exposed to the bottom of the concave portion for burying the capacitance device.
- the underlayer is, for example, the cap film 6 a .
- the depth of the concave portion for burying the capacitance device can be controlled depending on the etching condition or by forming a stopper film at the intermediate of the interlayer insulation film 7 b.
- FIG. 19 is a cross sectional view schematically showing the semiconductor device according the third embodiment.
- the third embodiment is identical with the first embodiment except that the contact layer is formed in the logic circuit region in a layer identical with the bit line 34 b . This is to be described specifically.
- a contact layer is formed between the contact interlayer insulation film 4 and the first interconnect layer (lowermost interconnect layer).
- the contact layer has a cell contact 10 b buried in the contact interlayer insulation film 5 .
- the cell contact 10 d electrically couples the first interconnect (interconnect 8 a ) and the cell contact 10 b .
- the cell contact 10 b is coupled to the diffusion layer of the transistor (active device 3 b ) in the logic circuit region.
- a bit line 34 b is formed in a layer identical with the contact layer.
- the bit line 34 b preferably includes a W-containing metal.
- the material for the bit line 34 b is different from that of the interconnect 8 a (for example, Cu interconnect).
- the upper surface of the bit line 34 b is formed lower than the upper surface of the interconnect 8 a .
- the upper end of the bit line 34 b and the cap film 6 a are isolated from each other and a contact interlayer insulation film 5 b is disposed between them.
- the bit line 34 b can be formed, for example, by etching fabrication.
- the gate backing interconnect 30 is formed in the same layer as the word line (gate electrode 32 ) while in contact therewith, the degree of freedom for the design of the interconnect layer over the capacitance device 19 can be enhanced while decreasing the resistance of the word line.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- General Engineering & Computer Science (AREA)
- Geometry (AREA)
- Ceramic Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Semiconductor Memories (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
A semiconductor device includes a substrate, an interlayer insulation layer, first transistors, a multilayered interconnect layer, capacitance devices, metal interconnects, and first contacts. Interlayer insulation films are disposed over the substrate. The first transistors are disposed to the substrate and buried in the interlayer insulation layer. The first transistor has at least a gate electrode and a diffusion electrode. A multilayered interconnect layer is disposed over the interlayer insulation film. The capacitance devices are disposed in the multilayered interconnect layer. The metal interconnect is in contact with the upper surface of the gate electrode and buried in the interlayer insulation layer. The first contact is coupled to the diffusion layer of the first transistor and buried in the interlayer insulation layer. The metal interconnect includes a material identical with that of the first contact.
Description
- This application is a continuation of U.S. application Ser. No. 13/652,944, filed Oct. 16, 2012, which claims benefit of priority from the prior Japanese Application No. 2011-227650, filed on Oct. 17, 2011; the entire contents of all of which are incorporated herein by reference.
- This invention concerns a semiconductor device and a method of manufacturing the semiconductor device.
- In the field of semiconductor devices, reduction in the size and increase in the speed of semiconductor device have been demanded. Semiconductor devices that can reduce the size and increase the speed include, for example, those described in Japanese Unexamined Patent Publication No. 2011-54920.
- The semiconductor device described in Japanese Unexamined Patent Publication No. 2011-54920 has a hybrid circuit in which a logic circuit and a memory circuit are hybridized on one identical substrate. Capacitance devices forming a memory circuit are buried in a layer common with a multilayered wiring layer forming a logic circuit. An upper interconnect layer is formed over the capacitance devices. The interconnect of the upper interconnect layer (fifth layer interconnect 55) is utilized as a word line backing interconnect (column 0123 in Japanese Unexamined Patent Publication No. 2011-549920). The word line backing interconnect decreases the resistance of a word line.
- Further, Japanese Unexamined Patent Publication No. 2009-105149 describes a semiconductor device in which bit lines are disposed in a layer over the capacitance devices. The bit line is coupled electrically by way of a contact with a diffusion layer of a transistor. The contact is disposed between each of the capacitance devices in adjacent to them.
- The method of manufacturing a semiconductor device described in Japanese Unexamined Patent Publication No. 2011-54920 utilizes the interconnect layer (in the layer) over the capacitance device as the word line backing interconnect. Accordingly, the degree of freedom for the design of the interconnect layer (in the layer) over the capacitance devices is lowered since this is on the premise of using the upper layer interconnect as the word line backing interconnect.
- The present invention provides a semiconductor device which includes: a substrate; an interlayer insulation layer disposed over the substrate; first transistors disposed over the substrate and buried in the interlayer insulation layer; a multilayered interconnect layer disposed over the interlayer insulation layer; capacitance devices disposed in the multilayered interconnect layer; a gate electrode and a diffusion layer of each of the first transistor; a metal interconnect in contact with the upper surface of the gate electrode, extended in a direction identical with the gate electrode, and buried in the interlayer insulation layer; and first contacts coupled to the diffusion layer of the first transistor and buried in the interlayer insulation layer, in which the metal interconnect includes a material identical with that of the first contact.
- The metal interconnect decreases the resistance of the gate electrode. The metal interconnect is buried in the interlayer insulation layer in the layer below the capacitance device. Accordingly, since the design for the interconnect layer (in the layer) over the capacitance device is not restricted by the utilization of the metal interconnect, the degree of freedom is improved.
- Further, the present invention provides a method of manufacturing a semiconductor device which includes: forming first transistors each having a gate electrode and a first diffusion layer to a substrate; forming an interlayer insulation layer over the first transistors; forming interconnect trenches extended in a direction identical with that of the gate electrode to the interconnect insulation layer over the gate electrode and forming first contact holes for burying a contact in the interlayer insulation layer over the first diffusion layer; burying an identical metal layer in the interconnect trenches and in the first contact holes; forming an insulation layer over the first interlayer insulation layer; and burying capacitance devices in the insulation layer.
- The present invention provides a semiconductor device excellent in the degree of freedom for the design of the interconnect layer over the capacitance device.
-
FIG. 1 is an upper plan view schematically showing a semiconductor device of a first embodiment; -
FIG. 2 is an upper plan view schematically showing the periphery of a memory device of the first embodiment; -
FIG. 3 is a cross sectional view along line A-A′ inFIG. 2 ; -
FIG. 4 is a cross sectional view along line B-B′ inFIG. 2 ; -
FIG. 5 is a cross sectional view along line C-C′ inFIG. 2 ; -
FIG. 6 is a cross sectional step view showing manufacturing procedures of a semiconductor device of the first embodiment; -
FIG. 7 is a cross sectional step view showing manufacturing procedures of the semiconductor device of the first embodiment; -
FIG. 8 is a cross sectional step view showing manufacturing procedures of the semiconductor device of the first embodiment; -
FIG. 9 is a cross sectional step view showing manufacturing procedures of the semiconductor device of the first embodiment; -
FIG. 10 is a cross sectional step view showing manufacturing procedures of the semiconductor device of the first embodiment; -
FIG. 11 is a cross sectional step view showing manufacturing procedures of the semiconductor device of the first embodiment; -
FIG. 12 is a cross sectional step view showing manufacturing procedures of the semiconductor device of the first embodiment; -
FIG. 13 is a cross sectional step view showing manufacturing procedures of the semiconductor device of the first embodiment; -
FIG. 14 is a cross sectional step view showing manufacturing procedures of the semiconductor device of the first embodiment; -
FIG. 15 is a cross sectional step view showing manufacturing procedures of the semiconductor device of the first embodiment; -
FIG. 16 is a cross sectional step view showing manufacturing procedures of the semiconductor device of the first embodiment; -
FIG. 17 is a cross sectional step view showing manufacturing procedures of the semiconductor device of the first embodiment; -
FIG. 18 is a cross sectional view schematically showing the semiconductor device of a second embodiment; and -
FIG. 19 is a cross sectional view schematically showing a semiconductor device of a third embodiment. - Embodiments of the invention are to be described with reference to the drawings. Throughout the drawings, identical constituent elements have identical references for which duplicate descriptions are optionally omitted.
- A semiconductor device of a first embodiment is to be described.
FIG. 1 andFIG. 2 are plan views schematically showing a semiconductor device of the first embodiment.FIG. 3 toFIG. 5 show a cross sectional view along line A-A′, a cross sectional view along line B-B′, and a cross sectional view along line C-C′ shown inFIG. 2 . - The semiconductor device of this embodiment has a substrate, an interlayer insulation layer, first transistors, a multilayered interconnect layer, capacitance devices, a metal interconnect, and first contacts. An interlayer insulation layer (contact
interlayer insulation films 4, 5) is disposed over a substrate (semiconductor substrate 1). Each of the first transistors (active device 3 a) is disposed to thesemiconductor substrate 1 and buried in the interlayer insulation layer. The first transistor has at least a gate electrode (gate electrode 32) and a diffusion layer. A multilayered interconnect layer is disposed over the interlayer insulation layer. Each of thecapacitances device 19 is disposed in the multilayered interconnect. A metal interconnect (gate backing interconnect 30) is in contact with the upper surface of thegate electrode 32, extended in a direction identical with that of thegate electrode 32, and buried in the interlayer insulation layer (contact interlayer insulation film 4). Each of the first contacts (cell contact 10 a) is coupled to the diffusion layer (not illustrated) of the first transistor (active device 3 a), and buried in the interlayer insulation layer (contact interlayer insulation film 4). In this embodiment, the metal interconnect (gate backing interconnect 30) includes a material identical with that of the first contact (cell contact 10 a). - The gate backing interconnect 30 in this embodiment is formed not to the interconnect layer in a layer over the
capacitance device 19 but in a layer below thecapacitance device 19. Accordingly, since the design for the interconnect layer over thecapacitance device 19 is not restricted by the utilization of the gate backing interconnect 30, the degree of freedom is improved. Further, by forming the gate backing interconnect 30, the resistance of the word line (gate electrode 32) can be lowered. - Each of the configurations of this embodiment is to be described specifically.
- The semiconductor device of this embodiment is applicable to both of embedded DRAM (Dynamic Random Access Memory) and general-purpose DRAM.
FIG. 1 shows a semiconductor device of an embedded DRAM. The semiconductor device has a memory circuit and a logic circuit on one identical substrate. That is, as shown inFIG. 1 , amemory circuit 200 includingcapacitance devices 210 and alogic circuit 100 in which semiconductor devices are formed are hybridized on asemiconductor substrate 110. Thelogic circuit 100 is formed not in aperipheral circuit 220 of thecapacitance devices 210 in thememory circuit 200 but in a region different from thememory circuit 200. For example, the logic circuit region is a region in which a high speed logic circuit such as CPU (Central Processing Unit) or the like is formed. The general-purpose DRAM has a memory circuit but has no logic circuit. -
FIG. 2 shows an example of a layout of thememory circuit 200. Thememory circuit 200 includescapacitance devices 19,gate electrodes 32, and bit lines 34. Twocapacitance devices 19 are formed over a hexagonal diffusion layer. Thecapacitance device 19 is coupled by way of a capacitance contact 13 (capacitance device coupling contact) to the diffusion layer. Thegate electrode 32 is formed for a plurality of diffusion layers.Bit lines 34 are formed in a direction substantially crossing the gate backing interconnects 30. Thebit line 34 is coupled by way of acell contact 10 c (bit line coupling contact) to the diffusion layer. - In
FIG. 2 , a line A-A′ is a line traversing thecapacitance devices 19 but not traversing the bit lines 34. A line B-B′ is a line traversing thebit line 34. The line C-C′ is a line traversing thegate electrodes 32 but not traversing the bit lines 34. - A
device isolation film 2 is formed to the surface of thesemiconductor substrate 1. Thedevice isolation film 2 isolates the memory circuit region and the logic circuit region. Amemory circuit 200 is formed in a memory circuit region. Alogic circuit 100 is formed in a logic circuit region. Thememory circuit 200 hasactive devices 3 a. Thelogic circuit 100 hasactive devices 3 b. Theactive devices device isolation film 2 includes, for example, a silicon oxide film. - A contact
interlayer insulation film 4 is formed over thesemiconductor substrate 1. In the contactinterlayer insulation film 4,active devices cell contacts bit contacts 36 are buried. - The transistor (
active device gate electrode 32 disposed over the substrate. Thegate electrode 32 is not particularly restricted and may be either a polysilicon electrode or a metal electrode. A metal layer, for example, of TiN may be formed over the polysilicon electrode. The gate electrode is generally referred to as a metal gate. Further, the gate electrode may also include a material containing a metal, for example, nickel, platinum, cobalt, zirconium, tungsten, titanium, hafnium, tantalum, aluminum, ruthenium, and palladium. As described above, the metal electrode and the metal layer may include a plurality of kinds of stacked metal films but may also include a single metal layer. In this embodiment, asilicide layer 20 may be formed to the surface layer of the diffusion layer. - A
gate backing interconnect 30 is formed over thegate electrode 32 situated in the memory circuit region. Thegate backing interconnect 30 include a material different from that of thegate electrode 32, and buried in the interlayer insulation layer (contact interlayer insulation film 4) identical with that of thegate electrode 32. Thegate backing interconnect 30 is preferably formed at least overriding the source-drain diffusion layers of an identical transistor. The lower surface of thegate backing interconnect 30 may be entirely or partially in contact with the upper surface of thegate electrode 32. The upper surface of thegate backing interconnect 30 may form a surface identical with the upper surface of the contactinterlayer insulation film 4. - In this embodiment, the identical surface means a plane in which the maximum value of the scattering of the concavo-convex height relative to the average height of the surface is preferably 30 nm or less, more preferably, 20 nm or less and, further preferably, 10 nm or less when measured by the following measuring method. The measuring method includes, for example, a method of obtaining a cross sectional image including the upper surface of the
upper coupling interconnect 18 and the upper surface of theinterconnect 8 b by using SEM (Scanning Electron Microscope) or TEM (Transmission Electron Microscope) and measuring the scattering of the height of the step based on the cross sectional image, and a method of measuring the profile for the height in the direction of a plane by a step gauge used generally for the inspection step in the production process of semiconductor devices. - The
gate backing interconnect 30 preferably includes a material identical with that of thecell contact 10 a coupled to the diffusion layer of theactive device 3 a. Thegate backing interconnect 30 preferably includes, for example, a metal material containing one of W, Cu, Al, etc. and preferably includes a metal material containing W as a main ingredient or including W. In this embodiment, “material identical with - - - - ” means that the composition of ingredients is identical or main ingredients are identical. Further, “containing - - - - - as a main ingredient” in this embodiment means that the ingredient is contained, for example, by 90 mass % or more. - Since the
gate backing interconnect 30 includes a material identical with that of thecell contact 10 a, thegate backing interconnect 30 and thecell contact 10 a are formed by an identical step. Therefore, the manufacturing process can be simplified. Further, since thegate backing interconnect 30 includes a metal material containing W, the metal ingredient of thegate backing interconnect 30 can be prevented from diffusing into the interlayer insulation film. - The
gate backing interconnect 30 may include a material identical with that of acell contact 10 b coupled to the diffusion layer of theactive device 3 b. Theactive device 3 b (second transistor) is disposed to thesemiconductor substrate 1 and situated in the logic circuit region which is a region different from the memory circuit region including the first transistor (active device 3 a). A second connect (cell contact 10 b) couples theactive device 3 b and the first interconnect. The first interconnect is situated to the lowermost interconnect layer of the multilayered interconnect layer situated in the logic circuit region. In this embodiment, thegate backing interconnect 30 is formed in the layer identical with that of thecell contact 10 a in the region of thememory circuit 200 and thecell contact 10 b in the region of thelogic circuit 100. Further, thegate backing interconnect 30 includes a material identical with that of thecell contact 10 a and thecell contact 10 b. - A
bit contact 36 may be formed overriding two diffusion layers isolated by the device isolation film. Thebit contact 36 may be extended in one direction along the device mounting surface. - A contact
interlayer insulation film 5, acap film 6 a, and aninterlayer insulation film 7 a are formed over the contactinterlayer insulation film 4. Aninterconnect 8 a, abit line 34, aninterconnect 35, and acapacitance contact 13 a are buried in the layers. That is, thebit line 34 and thecapacitance contact 13 a are formed in a layer identical with that of theinterconnect 8 a of the lowermost interconnect. Thebit line 34 and thecapacitance contact 13 a are situated in the region of thememory circuit 200. Theinterconnect 8 a is situated in the region of thelogic circuit 100. In this embodiment, a barrier metal film is formed along the lateral surface and the bottom of theinterconnect 8 a, thebit line 34, and thecapacitance contact 13 a, and a metal film is buried inside thereof. - A silicon oxide film may be used to at least one layer of the contact
interlayer insulation films - The
bit line 34 is coupled by way of acell contact 10 c or thebit contact 36 to the diffusion layer of theactive device 3 a. The upper surface of thebit line 34 may form a plane identical with the upper surface of theinterconnect 8 a. Further, thebit line 34 preferably include a material identical with that of theinterconnect 8 a. Thebit line 34 preferably includes a metal film containing, for example, one of W, Cu, and Al and preferably includes a metal film containing Cu as a main ingredient or a metal film including Cu. - Since the
bit line 34 is formed in the step identical with that of theinterconnect 8 a, the manufacturing process can be simplified. Further, when thebit line 34 and theinterconnect 8 a include a metal film containing Cu, the operation speed of the semiconductor device can be improved further than in the case of using W. - In this embodiment, the
bit line 34 can be formed in a layer identical with that of the lowermost interconnect (interconnect 8 a). Therefore, it not necessary to form a contact layer between theinterconnect 8 a and thecell contact 10 b in the region of thelogic circuit 100. The parasitic resistance is decreased and the operation speed of the semiconductor device can be increased by so much as the contact layer is not necessary in the direction of the interlayer in the region of thelogic circuit 100. Accordingly, the e-DRAM in this embodiment can be designed by using device parameters identical with those of pure logic products. - Further, the
bit line 34 can be formed in the layer below thecapacitance device 19 of the region of thememory circuit 200 by utilizing the interconnect of thelogic circuit 100. That is, thebit line 34 can includes the material identical with that of theinterconnect 8 a, or the upper surface of thebit line 34 and the upper surface of the lowermost interconnect (interconnect 8 a) can be formed as an identical surface. Accordingly, when theinterconnect 8 a is formed under planarization, the planarity of theinterlayer insulation film 7 a in the region of the memory circuit is improved. Therefore, since scattering of the height of thecapacitance device 19 situated over theinterlayer insulation film 7 a in the memory circuit region can be suppressed, scattering of the capacitance can be decreased. - The
capacitance contact 13 b preferably include a material identical with that of thebit line 34 and theinterconnect 8 a. - A signal is inputted to the
gate backing interconnect 30 from a word line driver situated outside of a cell array.FIG. 2 shows an enlarged view for the end of the cell array. For example, as shown inFIG. 5 , thegate backing interconnect 30 is electrically coupled with theactive device 3 b situated in thelogic circuit 100 by way of aninterconnect 35. Theinterconnect 35 is coupled to thegate backing interconnect 30 and thecell contact 10 b by way of via holes. Theinterconnect 35 is preferably formed by a step identical with that of theinterconnect 8 a. That is, theinterconnect 35 can be made of a material identical with that of theinterconnect 8 a. - A
cap film 6 b is formed over the upper surface of the bit lines 34. Thecap film 6 b may also have a metal diffusion preventive film. Thus, even when thebit line 34 includes a metal material containing Cu, thecap film 6 b can prevent diffusion of Cu into the interlayer insulation layer. - An
interlayer insulation film 7 b, acap film 6 c, aninterlayer insulation film 7 c, and acap film 6 d are formed over thecap film 6 b. Thecapacitance device 19, thecapacitance contact 13, and interconnects 8 b and 8 c are formed in the layers. - The
capacitance device 19 includes alower electrode 14, a capacitance dielectric film 15, and anupper electrode 16. Thecapacitance device 19 is buried in a concave portion formed in the multilayered interconnect layer (hereinafter referred to as a concave portion for burying capacitance device). Thecapacitance device 19 is formed for two layers of interlayer insulation films, but this embodiment is not restrictive and the capacitance device may be formed for three or more layers. - The
lower electrode 14 and theupper electrode 16 function as electrodes that sandwich the capacitance dielectric film to form a parallel plate capacitance device. Thelower electrode 14 and theupper electrode 16 are preferably formed of a material including a high melting metal such as titanium or tantalum, or nitrides thereof, and a material capable of improving the crystallinity of the capacitance dielectric film 15 is used preferably. - As the material of the capacitance dielectric film 15, it is more preferred that the film has higher specific dielectric constant than a silicon nitride film, for example, a film of zirconium dioxide (ZrO2), zirconium aluminate (ZrAlOx) and, further, a film with addition of lanthanoid such as Tb, Er, Yb, etc. to zirconium dioxide. The static capacitance of the
capacitance device 19 can be increased by increasing the specific dielectric constant of the capacitance dielectric film 15. - The
lower electrode 14, the capacitance dielectric film 15, and theupper electrode 16 are stacked along the bottom and the side walls of the concave portion for burying a capacitance device. In this embodiment, a buriedelectrode 18 b is buried in the concave portion for burying the capacitance device in other portions than the portion where thelower electrode 14, the capacitance dielectric film 15, and theupper electrode 16 are buried. Alead interconnect 18 a is formed over the buriedelectrode 18 b. Thelead interconnect 18 a is formed in an interconnect trench extended continuously to the outside at the upper end of the concave portion for burying the capacitance device (hereinafter referred to as an upper interconnect trench). In this embodiment, the buriedelectrode 18 b and thelead interconnect portion 18 a are formed of the identical material and by one identical step. - The
capacitance device 19 and theactive device 3 a are coupled by thecapacitance contact 13. Thecapacitance contact 13 includes acell contact 10 a, acapacitance contact 13 a, and acapacitance contact 13 b. That is, thecapacitance contact 13 has at least three or more contacts arranged in the interlayer direction. Among the three contacts, at least the intermediate contact may include a material different from that of the contacts on the ends. For example, the intermediate contact includes a Cu-containing metal and the contacts at the ends include a W-containing metal. Thecapacitance contact 13 a is coupled by way of thecell contact 10 a to the diffusion layer of theactive device 3 a. Thecapacitance contact 13 b electrically couples thelower electrode 14 and thecapacitance contact 13 a. - The lower end of the
capacitance device 19 covers thecapacitance contact 13 b. Thecapacitance contact 13 b has an upper end situated in theinterlayer insulation film 7 b identical with the lower end of thecapacitance device 19. Thelower electrode 14 of thecapacitance device 19 covers the upper surface and at least the upper portion of the side wall of thecapacitance contact 13 b. In other words, thecapacitance contact 13 b has a protrusion protruding upward from the upper surface of thecap film 6 b and a via portion for coupling the protrusion and thecapacitance contact 13 a. For example, this embodiment, the entire surface of the protrusion of thecapacitance contact 13 b is covered only by thelower electrode 14. - In this embodiment, the electrode area of the
capacitance device 19 can be increased to improve the static capacitance since the protrusion of thecapacitance contact 13 b is covered by thelower electrode 14. - In this embodiment, a
hard mask 31 and abarrier metal film 17 may be formed between theupper electrode 16 and the buriedelectrode 18 b. Further, thecapacitance devices 19 adjacent to each other may use the capacitance dielectric film 15 and theupper electrode 16 in common. That is, the capacitance dielectric film 15 and theupper electrode 16 may be formed continuously for the inner wall of the concave portions for burying the capacitance devices adjacent to each other and the upper connect trench. Further, a side wall protective layer may be formed on the side wall of thecapacitance device 19 relative to the interlayer insulation film. The side wall protective layer is a film which is denser than the interlayer insulation film. Accordingly, an advantageous effect of decreasing the leak current between thelayer electrodes 14 of theadjacent capacitance devices 19 and improving the reliability for long time insulation can be obtained. - The material for the interlayer insulation film may be a usual insulation film of low dielectric constant containing fluorine, carbon, etc. in a silicon oxide film, or a so-called porous film in which fine pores are formed in the insulation film. In this embodiment, the
interlayer insulation films 7 a to 7 e in which the interconnects are buried preferably include a film of low dielectric constant. As the interlayer insulation layer, an insulative material containing Si and containing at least one element selected from C, 0, and H, or a material using the constituent elements described above, and containing pores in the film is used. For the insulative material used herein, the pore size is desirably small so that gaseous starting materials used for depositing the metal electrode or the capacitance dielectric film in the step of forming the capacitance device to be formed subsequently do not penetrate into the film. Since most of gaseous starting materials have a size of 0.5 to 1 nm, it is necessary that the pore size is 1 nm or less and, preferably, 0.5 nm or less. The specific dielectric constant of the interlayer insulation layer is more preferably lower than that of a silicon oxide film in order to decrease the parasitic capacitance between the interconnects. This is not restrictive only to thelogic circuit 100 or thememory circuit 200. Thus, the parasitic capacitance between the interconnects can be decreased to decrease the delay of the circuit operation. Further, among the interlayer insulation layers, all of the interlayer insulation layers in the layer identical with thecapacitance device 19 may preferably include a film of low dielectric constant. For example, it is preferred that all of insulation layers of a plurality of the interconnect layers in the layer identical with thecapacitance device 19 are insulation layers having a lower specific dielectric constant than that of the silicon oxide film. This can decrease the parasitic capacitance between the interconnects and between the contacts and can increase the operation speed of the semiconductor device. - It is more preferred that the cap layer is an insulation film including silicon, carbon, or nitrogen, or having a stacked structure of films containing them, and a film having diffusion resistance to metals (metal diffusion preventive film) is more preferred. An example of the cap layer is a SiC film or SiON film and a SiCN film, or a stacked film thereof.
-
Interconnects 8 a to 8 c are formed more preferably by a dual damascene method used usually as a method of forming a multilayered interconnect in the semiconductor device. This can decrease the manufacturing cost of the interconnect and can decrease the resistance of the via portion coupling an interconnect and other interconnect present in different layers. In theinterconnects FIG. 3 , reference numerals are attached to them also including via portions used for coupling tointerconnects interconnects 8 a to 8 c. In this embodiment, it is preferred that all of the interconnects have a dual damascene structure. The barrier metal film is, for example, a film of titanium, tantalum, ruthenium or nitrides or, further, a stacked film thereof. - Further, an
interlayer insulation film 7 d, acap layer 6 e, aninterlayer insulation film 7 e, and acap layer 6 f are formed over thecap film 6 d.Interconnects ground interconnect 203, and interconnects 8 d and 8 e are formed over thecap film 6 d. In this embodiment, the interconnect layer over thecapacitance device 19 is utilized as a functional interconnect such as theglobal bit interconnect 202 other than the gate backing interconnect. - The function and the effect of the first embodiment are to be described below. In the first embodiment, the contact layer for coupling the interconnect in the lowermost layer and the
cell contact 10 b is not necessary in the logic circuit region. In this case, since the multilayered interconnect layer in the logic circuit region is lowered by one step, a resource is insufficient by one interconnect layer in the design of the memory circuit region. - In this regard, the gate backing interconnect can be formed over the gate electrode in this embodiment. Accordingly, the degree of freedom for the design of the layer over the capacitance device can be increased by so much as one interconnect layer. That is, the interconnect layer over the capacitance device can be utilized for other use than the gate backing interconnect. In other words, the metal interconnect layer used so far as the backing interconnect can be used as an interconnect forming the memory circuit.
- Accordingly, in this embodiment, insufficiency of the resource of the interconnect layer can be supplemented by controlling the position of disposing the gate backing interconnect. Therefore, in this embodiment, the design for the logic circuit with no contact layer can be utilized as it is without increasing the interconnect layer.
- Further, in this embodiment, the gate backing interconnect can be formed in a layer not over but below the capacitance device. Therefore, the contact for coupling the gate backing interconnect and the gate electrode from the lower layer to the upper layer of the capacitance device is not required. Further, in this embodiment, the bit line is also formed in a layer below the capacitance device. Accordingly, since it is not necessary to form the contact between each of the capacitance devices in the memory circuit region, the distance between the capacitance devices can be narrowed. This can increase the density of disposing the capacitance devices.
- Then, a method of manufacturing a semiconductor device according to the first embodiment is to be described.
FIGS. 6 to 17 are views showing the procedures of the method of manufacturing the semiconductor device according to the first embodiment. InFIG. 6 toFIG. 17 , WL shows a cross sectional portion of the word line in the longitudinal direction, and BL shows a cross sectional portion of the bit line in the longitudinal direction. In the drawings, cross sectional views in multiple directions are contained in one drawing for the sake of easy explanation. - The method of manufacturing the semiconductor device of this embodiment includes the following steps. At first, first transistors (
active devices 3 a) each having agate electrode 32 and a first diffusion layer are formed to a substrate (semiconductor substrate 1). Successively, an interlayer insulation layer (contact interlayer insulation film 4) is formed over theactive devices 3 a. Successively, an interconnect trench (backing interconnect trench 42) extended in the direction identical with thegate electrode 32 is formed in the contact interlayer insulation film over thegate electrode 32, and a first contact hole (contact hole 44) for burying a contact is formed in the contactinterlayer insulation film 4 over the first diffusion layer. An identical metal layer (gate backing interconnect 30 andcell contact 10 a) are buried in thebacking interconnect trench 42 and thecontact hole 44. Insulation layers (interlayer insulation films interlayer insulation film 4. Acapacitance device 19 is buried in the insulation layer. They are to be described more specifically. - At first as shown in
FIG. 6 , adevice isolation film 2 is formed in the surface of thesemiconductor substrate 1. Transistors such asactive devices device isolation film 2. The transistor has a gate electrode and a diffusion layer. For the gate electrode, a polysilicon electrode used usually or a partially metal silicided polysilicon electrode may be used, or a metal gate electrode may be used. The method of forming the metal gate electrode includes, for example, a gate first method or a gate last method. Further, asilicide layer 20 may be formed on the diffusion layer. Thesilicide layer 20 includes, for example, an alloy of a metal such as cobalt, nickel or platinum and silicon. - A contact
interlayer insulation film 4 is formed over theactive devices interlayer insulation film 4. For example, a photoresist is formed over the contactinterlayer insulation film 4 by a coating method or the like and a desired pattern is transferred by a photolithography to form openings in the photoresist. Openings are formed in the contactinterlayer insulation film 4 by a method, for example, of reactive ion etching by using a photoresist as a mask. Subsequently, the photoresist is removed. A method of forming the openings in the contactinterlayer insulation film 4 is to be described specifically. - As a method of forming a plurality of openings in the photoresist of an identical layer, a double patterning method can be used for example in this embodiment. An example of the double patterning method is to be described. At first, a pattern of contact holes is formed to the photoresist over the diffusion layers of the transistors by first exposure. A pattern of a backing interconnect trench is formed to the photoresist over the
gate electrode 32 by second exposure. - By successive patterning, even when the distance between the
contact hole 44 and thebacking interconnect trench 42 is short, lowering of resolution power by the interference of the exposure light can be suppressed. That is, a pattern for the contact holes 44 and thebacking interconnect trenches 42 adjacent to each other can be obtained at a high accuracy by the double patterning method. The pattern for thebacking interconnect trenches 42 can be formed previously. - For the exposure by the double patterning method, for example, a liquid immersion ArF (argon fluoride laser) exposure, EUV (Extreme Ultra Violet) exposure, EB (Electron Beam) exposure, etc. are used. In this embodiment, the distance between the
contact hole 44 and thebacking interconnect trench 42 can be shortened by shortening the wavelength in exposure and, further, making the exposure sequence for adjacent patterns different. - A plurality of openings are formed in the contact
interlayer insulation film 4 by etching, etc. using a mask obtained by the double patterning method. That is, backinginterconnect trenches 42, contact holes 41, 43 and 44, and abit contact hole 45 are formed in the contactinterlayer insulation film 4. Then, the hot resist is removed. - The contact holes 44, 43 situated in the memory circuit region may be formed at the same time with the contact hole 41 (second contact hole for burying the contact) situated in the logic circuit region. The
contact hole 41 is formed in the interlayer insulation layer over the second diffusion layer of the second transistor (active device 3 b). Further, abit contact hole 45 may also be formed at the same time with the contact holes 41, 43, and 44. - Successively, as shown in
FIG. 7 , ametal film 50 is deposited over the contactinterlayer insulation film 4. Thus, an identical metal film is buried in the plurality of openings formed in the contactinterlayer insulation film 4. For example, the contact holes 44 situated in the memory circuit region and thebacking interconnect trenches 42 are buried with the identical metal film. Further, thecontact hole 41 and thebacking interconnect trench 42 situated in the logic circuit region are buried by the identical metal film. As the method of forming themetal film 50, a method used usually for forming the semiconductor device such as a CVD (Chemical Vapor Deposition) method, a sputtering method, an ALD (Atomic Layer Deposition) method, or the like is used. In this embodiment, description is to be made of a case of using W as themetal film 50. - Successively, as shown in
FIG. 8 , anexcess metal film 50 is removed by a CMP (Chemical Mechanical Polishing) method. Thus,cell contacts gate backing interconnect 30, abit contact 36 are formed simultaneously in the contactinterlayer insulation film 4. - Successively, as shown in
FIG. 9 , a contactinterlayer insulation film 5, acap film 6 a, and aninterlayer insulation film 7 a are formed over the contactinterlayer insulation film 4. - Successively, as shown in
FIG. 10 , abit line trench 46, aninterconnect trench 47, and acontact hole 48 are formed in the layers by using photolithography and etching. For forming the pattern of the photoresist corresponding to the openings, a collective exposure method may be used, or the double patterning method described above may also be used. For the collective exposure method, an ArF exposure can be used for instance. Further, for the double patterning method, ArF exposure including liquid immersion ArF exposure, EUV exposure, EB exposure, etc. can be used. - The upper surface of the
bit contact 36 and the upper surface of thecell contact 10 c are exposed at the bottom of thebit line trench 46. The upper surface of thecell contact 10 b is exposed at the bottom of theinterconnect trench 47. The upper surface of thecell contact 10 a is exposed to the bottom of thecontact hole 48. Thebit line trench 46, theinterconnect trench 47, and thecontact hole 48 may be formed simultaneously or may be formed at different timing. - Successively, as shown in
FIG. 11 , a barrier metal film and ametal film 52 are deposited in the openings. Successively, as shown inFIG. 12 , an excessive metal film is removed by CMP. Thus, abit line 34, aninterconnect 8 a, and acapacitance contact 13 a are formed. As described above, thebit line 34 or thecapacitance contact 13 a is formed in the step identical with theinterconnect 8 a. In this embodiment, description is to be made to a case of using Cu for themetal film 52. - In this embodiment, the
bit line 34 can be formed in the memory circuit region by utilizing the interconnect of the logic circuit. Accordingly, thebit line 34 of a height identical with that of the interconnect is formed in the memory circuit region. Thus, even when CMP is performed for the formation of the interconnect, the planarity of theinterlayer insulation film 7 a at the periphery of thebit line 34 can be ensured. - Successively, as shown in
FIG. 13 , acap film 6 b is formed over theinterlayer insulation film 7 a. The upper surfaces of thebit line 34, theinterconnect 8 a, and thecapacitance contact 13 a are covered by thecap film 6 b. - Successively, as shown in
FIG. 14 , aphotoresist 54 is formed over thecap film 6 b. Ahole 55 is formed in thephotoresist 54. - Successively, as shown in
FIG. 15 , a viahole 57 is opened by etching or the like. After removing thephotoresist 54, ametal film 56 is formed over thecap film 6 a. Themetal film 56 is buried in the viahole 57. In this embodiment, description is to be made of an example of using, for example, W for themetal film 56. Themetal film 56 is deposited, for example, by a CVD method. - Successively, as shown in
FIG. 16 , a protrusion is formed at the top end of thecapacitance contact 13 b by a reactive ion etching method or the like. The protrusion of thecapacitance contact 13 is formed preferably at a position just below acapacitance device 19 formed by subsequent steps. - Subsequent steps for forming interconnects and capacitance devices can be performed in accordance with the method as described in Japanese Unexamined Patent Publication No. 2011-54920. That is, an
interlayer insulation film 7 b is formed successively over thecap film 6 b. Aninterconnect 8 b is formed to theinterlayer insulation film 7 b by a damascene method used usually. - In this embodiment, protrusions of the
capacitance contacts 13 are arranged over thecap film 6 b of the memory circuit region. Theinterlayer insulation film 7 b is raised by so much as the height of the protrusions. Thus, when theinterlayer insulation film 7 b is subjected to CMP in the process of forming theinterconnect 8 b, degradation of the planarity of theinterlayer insulation film 7 b in the memory circuit region can be suppressed. This can suppress scattering of the capacitance. - Successively, a
cap film 6 c is deposited so as to cover at least the upper surface of theinterconnect 8 b. Aninterlayer insulation film 7 c is deposited over thecap film 6 c. An insulation film as a hard mask is deposited over theinterlayer insulation film 7 c. As the hard mask, an insulation film having higher selectivity to theinterlayer insulation films interlayer insulation films - Successively, an upper coupling interconnect trench is formed in the
interlayer insulation film 7 c. For example, a fine fabrication method such as reactive ion etching can be used. The height of the upper coupling interconnect trench can be controlled by properly adjusting etching conditions (selectivity, etc.). Then, the photoresist is removed. - Successively, a multilayered resist layer is formed over the
interlayer insulation film 7 c and over the hard mask in the upper coupling interconnect trench. A concave pattern for burying the capacitance device is formed in the multilayered resist layer by a method, for example, of photolithography. - Successively, a concave portion for burying the capacitance device is formed in the
interlayer insulation film 7 b, thecap film 6 c, and theinterlayer insulation film 7 c by a fine fabrication method such as reactive ion etching using a multilayered resist layer as a mask. The multilayered resist layer is removed by ashing during fabrication of the concave portion for burying the capacitance device. In this embodiment, at least the upper surface and the lateral wall of the protrusion of thecapacitance contact 13 b are exposed at the bottom of the concave portion for burying the capacitance device. - In this embodiment, though the concave portion for burying the capacitance device is formed after forming the upper coupling interconnect trench, the concave portion for burying the capacitance device may be formed before forming the coupling interconnect trench.
- Successively, a
lower electrode 14 is deposited at least on the bottom and on the lateral wall of the upper coupling interconnect trench and the concave portion for burying the capacitance device. For forming thelower electrode 14, a method usually used for the formation of the semiconductor device such as a CVD method, a sputtering method, and an ALD method may be used. Successively, a photoresist is buried inside the concave portion for burying the capacitance device by a coating method or the like. It is preferred that the photoresist is formed to such a height that it remains only in the concave portion for burying the capacitance device but does not reach the upper end of the concave portion for burying the capacitance device. If necessary, an unnecessary photoresist may be removed by performing exposure-development processing to the photoresist. Subsequently, thelower electrode 14 is etched back, for example, by a method of reactive ion etching. Thus, thelower electrode 14 not reaching the upper end of the concave portion for burying the capacitance device can be formed. Then, the photoresist is removed. - Successively, a capacitance dielectric film 15 and an
upper electrode 16 are deposited over thelower electrode 14. The capacitance dielectric film 15 and theupper electrode 16 are formed at least over the bottom and the lateral wall of the concave portion for burying the capacitance device, and over the bottom and on the lateral wall of the upper coupling interconnect trench. For the method of forming the capacitance dielectric film 15, a method used usually for forming the semiconductor device such as a CVD method, a sputtering method, and an ALD method can be used. Further, for improving the static capacitance of the capacitance device, an ALD method capable of depositing a thin film of several nm in thickness at good uniformity is more preferred. After depositing the capacitance dielectric film 15, a sintering step may also be performed for improving the crystallinity. - Than, a photoresist is formed inside the concave portion for burying the capacitance device and inside the upper coupling interconnect trench. The resist is formed such that it does not remain over the hard mask that remains in the logic circuit region. If necessary, an unnecessary photoresist formed in the logic circuit region is removed by performing exposure and development processing or performing entirely etching back the photoresist.
- Then, the
upper electrode 16 and the capacitance dielectric film 15 are etched back by the method, for example, of reactive ion etching. Thus, theupper electrode 16 and the capacitance dielectric film 15 over the hard mask can be removed. Successively, the photoresist is removed by ashing or the like. - Then, an electroconductive
hard mask 31 is deposited over the bottom and on the lateral wall of the concave portion for burying the capacitance device and over the bottom and on the lateral wall of the upper coupling interconnect trench. For thehard mask 31, for example, a high melting metal and nitride thereof such as titanium and titanium nitride and tantalum and tantalum nitride, ruthenium, etc., or stacked structures thereof may be used. As a method of forming thehard mask 31, a method usually used for forming the semiconductor device, for example, a CVD method, a sputtering method, or an ALD method may be used. Thehard mask 31 preferably has a thickness sufficient to perform subsequent fabrication for the logic circuit interconnect. However, since thehard mask 31 may sometimes remain as the upper electrode of thecapacitance device 19, the hard mask preferably has a low electric resistance. That is, thehard mask 31 remaining inside the concave portion for burying the capacitance device functions as the upper electrode. Accordingly, thehard mask 31 may be set to such a thickness that it is eliminated after fabrication of the logic circuit interconnect to be described later. That is, as the material of thehard mask 31, a material identical with that of theupper electrode 16 can be used. Thehard mask 31 and theupper electrode 16 may include identical or different type of material and it is more preferred that they include an identical material. - Then, an interconnect trench for burying an
interconnect 8 c is formed in the logic circuit region. In the interconnect forming step, thehard mask 31 may be removed by reactive ion etching or the like after forming the opening. By using the method, the thickness of thehard mask 31 remaining inside thecapacitance device 19 can be reduced to lower the resistance value of the upper electrode of the capacitance device. - Then, a
barrier metal 17 and an electroconductive film are buried in the concave portion for burying the capacitance device, the upper coupling interconnect trench, and the interconnect trench. The electroconductive film may include a metal containing Cu, W or Al and, among them, the conductive film preferably includes a Cu-containing material. Then, the electroconductive film, the barrier metal film, and the hard mask are removed by the method, for example, of a CMP method. Thus, thecapacitance device 19, theupper coupling interconnect 18, and theinterconnect 8 c are formed. While theupper coupling interconnect 18 and theinterconnect 8 c are preferably formed by an identical step, they may be formed by separate steps. That is, theupper coupling interconnect 18 may include a material identical with that of the metal film of theinterconnect 8 c or may include a different material. In this embodiment, the interconnect trench is formed after forming the concave portion for burying the capacitance device, but this order is not restrictive and the concave portion for burying the capacitance device may be formed after burying the metal film in the interconnect trench. - Then, as shown in
FIG. 17 , acap film 6 d is formed over the upper surface of theupper coupling interconnect 18 and over the upper surface of theinterconnect 8 c. Then, aninterlayer insulation film 7 d, acap film 6 e, aninterlayer insulation film 7 e, and acap film 6 f are formed over thecap film 6 d. Further, interconnects 8 d, 8 e, interconnects 201 a and 201 b having a fixed potential, signal interconnects 202 a and 202 b, and a power supply-ground interconnect 203 are formed in respective insulation films. With the procedures described above, a semiconductor device of the first embodiment is obtained. - Then, a semiconductor device according to a second embodiment is to be described.
FIG. 18 is a cross sectional view schematically showing a semiconductor device of the second embodiment. The second embodiment is identical with the first embodiment except that aninterlayer insulation film 7 b is present between the lower end of thecapacitance device 19 and thecap film 6 b. This is to be described specifically. - The lower end of the
capacitance device 19 is preferably in contact at least with the upper surface of thecapacitance contact 13. For example, the lower end of thecapacitance device 19 may be at a position identical with the lower end of the interconnect portion of theinterconnect 8 b situated in an identical layer. In other words, the bottom of the concave portion for burying the capacitance device may form a surface identical with the bottom of the interconnect trench of the interconnect layer in an identical layer. Further, a stopper film may be formed at the periphery of the bottom of the concave portion for burying the capacitance device. Control for the position of the bottom of the concave portion for burying the capacitance device can thus be facilitated. - In the second embodiment, the distance between the lower end of the
capacitance device 19 and thebit line 34 can be increased compared with the case where the lower end of thecapacitance device 19 is in contact with thecap film 6 b. This can suppress increase in the parasitic capacitance between thecapacitance device 19 and thebit line 34. - The method of manufacturing the semiconductor device according to the second embodiment is different from the first embodiment in that the former has the following steps. That is, a cap layer (
cap film 6 a) is formed at first over the interlayer insulation layer (contact interlayer insulation film 4). Then, an insulation layer (interlayer insulation film 7 b) is formed over thecap film 6 a. Then, a concave portion (concave portion for burying the capacitance device) not reaching thecap film 6 b is formed in theinterlayer insulation film 7 b. Subsequently, acapacitance device 19 is buried in the concave portion. - In the step of forming the concave portion, at least the upper surface of the
capacitance contact 13 b is exposed at the bottom of the concave portion for burying the capacitance device. On the other hand, the lower layer of theinterlayer insulation film 7 b is not exposed to the bottom of the concave portion for burying the capacitance device. The underlayer is, for example, thecap film 6 a. The depth of the concave portion for burying the capacitance device can be controlled depending on the etching condition or by forming a stopper film at the intermediate of theinterlayer insulation film 7 b. - Then, a semiconductor device according to a third embodiment is to be described.
-
FIG. 19 is a cross sectional view schematically showing the semiconductor device according the third embodiment. - The third embodiment is identical with the first embodiment except that the contact layer is formed in the logic circuit region in a layer identical with the
bit line 34 b. This is to be described specifically. - In the logic circuit region, a contact layer is formed between the contact
interlayer insulation film 4 and the first interconnect layer (lowermost interconnect layer). The contact layer has acell contact 10 b buried in the contactinterlayer insulation film 5. Thecell contact 10 d electrically couples the first interconnect (interconnect 8 a) and thecell contact 10 b. Thecell contact 10 b is coupled to the diffusion layer of the transistor (active device 3 b) in the logic circuit region. - On the other hand, a
bit line 34 b is formed in a layer identical with the contact layer. Thebit line 34 b preferably includes a W-containing metal. The material for thebit line 34 b is different from that of theinterconnect 8 a (for example, Cu interconnect). The upper surface of thebit line 34 b is formed lower than the upper surface of theinterconnect 8 a. In other words, the upper end of thebit line 34 b and thecap film 6 a are isolated from each other and a contactinterlayer insulation film 5 b is disposed between them. In this embodiment, thebit line 34 b can be formed, for example, by etching fabrication. - In this embodiment, since the distance between the lower end of the
capacitance device 19 and thebit line 34 b can be ensured more effectively than in the first embodiment, increase in the parasitic capacitance between them can be suppressed. - Further, since the
gate backing interconnect 30 is formed in the same layer as the word line (gate electrode 32) while in contact therewith, the degree of freedom for the design of the interconnect layer over thecapacitance device 19 can be enhanced while decreasing the resistance of the word line. - As a matter of fact, a plurality of embodiments described above can be combined with each other within a range not conflicting to each other with respect to the contents thereof. Further, in the embodiments described above, structures for each of portions, etc. are described specifically but the structures, etc. can be modified variously within a range capable of satisfying the present invention.
Claims (3)
1. A semiconductor device comprising:
a substrate;
a first interlayer insulation layer disposed over the substrate;
first transistors disposed over the substrate and buried in the first interlayer insulation layer;
a multilayered interconnect layer disposed over the first interlayer insulation layer, wherein a second interlayer insulation layer of the multilayered interconnect layer is disposed over the first interlayer insulation layer, and a third interlayer insulation layer of the multilayered interconnect layer is disposed over the second interlayer insulation layer;
capacitance devices disposed in the third interlayer insulation layer of the multilayered interconnect layer above the second interlayer insulation layer;
a gate electrode and a diffusion layer of each of the first transistors;
a metal interconnect in contact with the upper surface of the gate electrode, extended in a direction identical with the gate electrode and buried in the first interlayer insulation layer; and
first contacts coupled to the diffusion layer of the first transistor and buried in the first interlayer insulation layer, wherein the metal interconnect includes a material identical with that of the first contact;
second transistors disposed over the substrate and situated in a logic circuit region which is a region different from a memory circuit region including the first transistors;
a second contact for coupling the second transistor with a first interconnect;
wherein the metal interconnect includes a material identical with that of the first contact;
wherein the first interconnect is situated in the lowermost interconnect layer of the second interlayer insulation layer of the multilayered interconnect layer and extends entirely through the second interlayer insulation layer, the lowermost interconnect layer and the second contact being disposed below the capacitance devices,
wherein the second contact includes a material identical with that of the metal interconnect; and
bit lines situated in the memory circuit region, disposed in the layer identical with the first interconnect, and coupled to the diffusion layer of each of the first transistors, the bit lines arranged entirely below the capacitance devices and extending entirely through the second interlayer insulation layer,
wherein the metal interconnect includes a W-containing material, and
wherein the bit line includes a material identical with that of the first interconnect.
2. The semiconductor device according to claim 1 , comprising:
a capacitance contact for coupling the first transistor and the capacitance device,
wherein the lower electrode of the capacitance device covers the upper surface and at least the upper portion of the lateral wall of the capacitance contact.
3. The semiconductor device according to claim 2 ,
wherein the capacitance contact has at least three or more contacts arranged in the direction of penetrating the interlayer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/843,549 US20150371945A1 (en) | 2011-10-17 | 2015-09-02 | Semiconductor device with contacts and metal interconnects and method of manufacturing the semiconductor device |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2011-227650 | 2011-10-17 | ||
JP2011227650A JP5863381B2 (en) | 2011-10-17 | 2011-10-17 | Semiconductor device and manufacturing method of semiconductor device |
US13/652,944 US9159618B2 (en) | 2011-10-17 | 2012-10-16 | Semiconductor device with contacts and metal interconnects and method of manufacturing the semiconductor device |
US14/843,549 US20150371945A1 (en) | 2011-10-17 | 2015-09-02 | Semiconductor device with contacts and metal interconnects and method of manufacturing the semiconductor device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/652,944 Continuation US9159618B2 (en) | 2011-10-17 | 2012-10-16 | Semiconductor device with contacts and metal interconnects and method of manufacturing the semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20150371945A1 true US20150371945A1 (en) | 2015-12-24 |
Family
ID=48085405
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/652,944 Expired - Fee Related US9159618B2 (en) | 2011-10-17 | 2012-10-16 | Semiconductor device with contacts and metal interconnects and method of manufacturing the semiconductor device |
US14/843,549 Abandoned US20150371945A1 (en) | 2011-10-17 | 2015-09-02 | Semiconductor device with contacts and metal interconnects and method of manufacturing the semiconductor device |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/652,944 Expired - Fee Related US9159618B2 (en) | 2011-10-17 | 2012-10-16 | Semiconductor device with contacts and metal interconnects and method of manufacturing the semiconductor device |
Country Status (3)
Country | Link |
---|---|
US (2) | US9159618B2 (en) |
JP (1) | JP5863381B2 (en) |
TW (1) | TWI546962B (en) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5689392B2 (en) * | 2011-09-02 | 2015-03-25 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method of semiconductor device |
JP2015233069A (en) | 2014-06-09 | 2015-12-24 | ルネサスエレクトロニクス株式会社 | Semiconductor device and semiconductor device manufacturing method |
JP6263093B2 (en) | 2014-06-25 | 2018-01-17 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
US9899484B1 (en) | 2016-12-30 | 2018-02-20 | Texas Instruments Incorporated | Transistor with source field plates under gate runner layers |
US10276428B2 (en) * | 2017-08-28 | 2019-04-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor package and method of fabricating semiconductor package |
US10347487B2 (en) * | 2017-11-14 | 2019-07-09 | Micron Technology, Inc. | Cell contact |
US11404534B2 (en) | 2019-06-28 | 2022-08-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Backside capacitor techniques |
Family Cites Families (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH1126757A (en) * | 1997-06-30 | 1999-01-29 | Toshiba Corp | Semiconductor device and manufacture thereof |
JP4406945B2 (en) * | 1998-11-24 | 2010-02-03 | ソニー株式会社 | Manufacturing method of semiconductor memory device |
JP2000174268A (en) * | 1998-12-03 | 2000-06-23 | Nec Corp | Field effect transistor and its manufacture |
US6187624B1 (en) * | 1999-06-04 | 2001-02-13 | Taiwan Semiconductor Manufacturing Company | Method for making closely spaced capacitors with reduced parasitic capacitance on a dynamic random access memory (DRAM) device |
JP2001244436A (en) * | 2000-03-01 | 2001-09-07 | Hitachi Ltd | Semiconductor integrated circuit device and manufacturing method thereof |
WO2001080318A1 (en) * | 2000-04-14 | 2001-10-25 | Fujitsu Limited | Semiconductor device and method of manufacturing thereof |
US6440830B1 (en) * | 2000-08-30 | 2002-08-27 | Advanced Micro Devices, Inc. | Method of copper-polysilicon gate formation |
JP2002261161A (en) * | 2001-03-05 | 2002-09-13 | Hitachi Ltd | Manufacturing method of semiconductor device |
DE10146146B4 (en) * | 2001-09-19 | 2004-02-05 | Infineon Technologies Ag | Method for electrical insulation of adjacent metallic conductor tracks and semiconductor component with mutually insulated metallic conductor tracks |
US6656785B2 (en) * | 2001-10-15 | 2003-12-02 | Taiwan Semiconductor Manufacturing Co. Ltd | MIM process for logic-based embedded RAM |
KR100415537B1 (en) * | 2001-11-03 | 2004-01-24 | 주식회사 하이닉스반도체 | Method for fabrication of semiconductor device |
JP2004214512A (en) * | 2003-01-07 | 2004-07-29 | Renesas Technology Corp | Semiconductor device and its manufacturing method |
US7268383B2 (en) * | 2003-02-20 | 2007-09-11 | Infineon Technologies Ag | Capacitor and method of manufacturing a capacitor |
JP2004289046A (en) * | 2003-03-25 | 2004-10-14 | Renesas Technology Corp | Manufacturing method of semiconductor device with capacitor |
US6720232B1 (en) * | 2003-04-10 | 2004-04-13 | Taiwan Semiconductor Manufacturing Company | Method of fabricating an embedded DRAM for metal-insulator-metal (MIM) capacitor structure |
JP2004342787A (en) * | 2003-05-15 | 2004-12-02 | Renesas Technology Corp | Semiconductor device, and method of manufacturing the same |
US6853024B1 (en) * | 2003-10-03 | 2005-02-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Self-aligned MIM capacitor process for embedded DRAM |
JP3935475B2 (en) * | 2004-03-18 | 2007-06-20 | 松下電器産業株式会社 | Semiconductor device and manufacturing method thereof |
JP4470182B2 (en) * | 2006-08-25 | 2010-06-02 | エルピーダメモリ株式会社 | Manufacturing method of semiconductor device |
JP2009105149A (en) | 2007-10-22 | 2009-05-14 | Toshiba Corp | Semiconductor device |
JP2009158591A (en) * | 2007-12-25 | 2009-07-16 | Nec Electronics Corp | Semiconductor device and process for manufacturing same |
JP2009277719A (en) * | 2008-05-12 | 2009-11-26 | Nec Electronics Corp | Semiconductor device and method of manufacturing the same |
KR101529867B1 (en) * | 2008-10-27 | 2015-06-18 | 삼성전자주식회사 | Semiconductor device with have buried gate electrode and isolation layer using salf aligned double patterning technology and a method for manufacturing the same |
US8624328B2 (en) * | 2008-11-19 | 2014-01-07 | Renesas Electronics Corporation | Semiconductor device |
JP2011049250A (en) * | 2009-08-25 | 2011-03-10 | Renesas Electronics Corp | Semiconductor device and method for manufacturing the same |
JP2011066126A (en) * | 2009-09-16 | 2011-03-31 | Elpida Memory Inc | Semiconductor memory device and method of manufacturing the same |
JP2011114049A (en) * | 2009-11-25 | 2011-06-09 | Renesas Electronics Corp | Semiconductor device |
JP2011155064A (en) * | 2010-01-26 | 2011-08-11 | Elpida Memory Inc | Semiconductor device and method of fabricating the same |
US9034753B2 (en) * | 2011-06-20 | 2015-05-19 | Globalfoundries Inc. | Method of forming conductive contacts on a semiconductor device with embedded memory and the resulting device |
-
2011
- 2011-10-17 JP JP2011227650A patent/JP5863381B2/en not_active Expired - Fee Related
-
2012
- 2012-10-11 TW TW101137439A patent/TWI546962B/en not_active IP Right Cessation
- 2012-10-16 US US13/652,944 patent/US9159618B2/en not_active Expired - Fee Related
-
2015
- 2015-09-02 US US14/843,549 patent/US20150371945A1/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
JP5863381B2 (en) | 2016-02-16 |
US20130092993A1 (en) | 2013-04-18 |
TW201334185A (en) | 2013-08-16 |
US9159618B2 (en) | 2015-10-13 |
JP2013089712A (en) | 2013-05-13 |
TWI546962B (en) | 2016-08-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20150371945A1 (en) | Semiconductor device with contacts and metal interconnects and method of manufacturing the semiconductor device | |
JP5638408B2 (en) | Semiconductor device and manufacturing method of semiconductor device | |
US8946800B2 (en) | Semiconductor device with protective layer and method of manufacturing same | |
JP5613033B2 (en) | Manufacturing method of semiconductor device | |
US6320244B1 (en) | Integrated circuit device having dual damascene capacitor | |
US8803285B2 (en) | Semiconductor device capable of reducing interelectrode leak current and manufacturing method thereof | |
US8048735B2 (en) | Manufacturing method of semiconductor device | |
JP2011114049A (en) | Semiconductor device | |
JP2003007854A (en) | Semiconductor memory device and manufacturing method thereof | |
JP2011054920A (en) | Semiconductor device | |
US7052952B2 (en) | Method for forming wire line by damascene process using hard mask formed from contacts | |
US20230207448A1 (en) | Three dimensional mim capacitor having a comb structure and methods of making the same | |
US11133248B2 (en) | Semiconductor structure and method for fabricating the same | |
US10497519B1 (en) | Back-end-of-the line capacitor | |
US8188527B2 (en) | Embedded capacitor in semiconductor device and method for fabricating the same | |
US20070170488A1 (en) | Capacitor of semiconductor device and method for fabricating the same | |
US20080142863A1 (en) | Semiconductor device and method for fabricating the same | |
CN111326497A (en) | Conductive structure of semiconductor device | |
JP2012160492A (en) | Semiconductor device and semiconductor device manufacturing method | |
US20230363135A1 (en) | Method of forming capacitor and method of manufacturing dram element by using the same | |
US20230309292A1 (en) | Capacitor and dram device including the same | |
US20110241169A1 (en) | Method of manufacturing semiconductor device and semiconductor device | |
CN114334802A (en) | Method for manufacturing semiconductor structure | |
KR20040079685A (en) | Method for manufacturing a capacitor in semiconductor device | |
KR20070122318A (en) | Semiconductor memory device and method for forming the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: EXPRESSLY ABANDONED -- DURING EXAMINATION |