US20150280114A1 - Method to etch non-volatile metal materials - Google Patents
Method to etch non-volatile metal materials Download PDFInfo
- Publication number
- US20150280114A1 US20150280114A1 US14/325,911 US201414325911A US2015280114A1 US 20150280114 A1 US20150280114 A1 US 20150280114A1 US 201414325911 A US201414325911 A US 201414325911A US 2015280114 A1 US2015280114 A1 US 2015280114A1
- Authority
- US
- United States
- Prior art keywords
- metal
- providing
- recited
- layer
- organometallic compounds
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N50/00—Galvanomagnetic devices
- H10N50/01—Manufacture or treatment
-
- H01L43/12—
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23F—NON-MECHANICAL REMOVAL OF METALLIC MATERIAL FROM SURFACE; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL; MULTI-STEP PROCESSES FOR SURFACE TREATMENT OF METALLIC MATERIAL INVOLVING AT LEAST ONE PROCESS PROVIDED FOR IN CLASS C23 AND AT LEAST ONE PROCESS COVERED BY SUBCLASS C21D OR C22F OR CLASS C25
- C23F1/00—Etching metallic material by chemical means
- C23F1/08—Apparatus, e.g. for photomechanical printing surfaces
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23F—NON-MECHANICAL REMOVAL OF METALLIC MATERIAL FROM SURFACE; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL; MULTI-STEP PROCESSES FOR SURFACE TREATMENT OF METALLIC MATERIAL INVOLVING AT LEAST ONE PROCESS PROVIDED FOR IN CLASS C23 AND AT LEAST ONE PROCESS COVERED BY SUBCLASS C21D OR C22F OR CLASS C25
- C23F1/00—Etching metallic material by chemical means
- C23F1/10—Etching compositions
- C23F1/12—Gaseous compositions
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23F—NON-MECHANICAL REMOVAL OF METALLIC MATERIAL FROM SURFACE; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL; MULTI-STEP PROCESSES FOR SURFACE TREATMENT OF METALLIC MATERIAL INVOLVING AT LEAST ONE PROCESS PROVIDED FOR IN CLASS C23 AND AT LEAST ONE PROCESS COVERED BY SUBCLASS C21D OR C22F OR CLASS C25
- C23F4/00—Processes for removing metallic material from surfaces, not provided for in group C23F1/00 or C23F3/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02551—Group 12/16 materials
- H01L21/02554—Oxides
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B61/00—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices
- H10B61/20—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices comprising components having three or more electrodes, e.g. transistors
- H10B61/22—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices comprising components having three or more electrodes, e.g. transistors of the field-effect transistor [FET] type
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N50/00—Galvanomagnetic devices
- H10N50/80—Constructional details
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N50/00—Galvanomagnetic devices
- H10N50/80—Constructional details
- H10N50/85—Magnetic active materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/061—Patterning of the switching material
- H10N70/063—Patterning of the switching material by etching of pre-deposited switching material layers, e.g. lithography
Abstract
Description
- This application claims priority under 35 U.S.C. §119(e) from U.S. Provisional Patent Application No. 61/971,032, filed on Mar. 27, 2014, entitled “METHODS TO ETCH AND TO REMOVE POST ETCH METALLIC RESIDUE” which is hereby incorporated by reference for all purposes.
- The present invention relates to etching a layer of non volatile materials through a mask during the production of a semiconductor device. More specifically, the present invention relates to etching a metal layers.
- During semiconductor wafer processing, features may be etched through a metal layer. In the formation of magnetoresistive random-access memory (MRAM) or resistive random-access memory (RRAM) devices, a plurality of thin metal layers or films may be sequentially etched. For MRAM a plurality of thin metal layers may be used to form metal tunneling junction stacks.
- Patterning non-volatile metal materials such as MRAM in a traditional reactive ion etcher (RIE) is challenging due to low volatility of the etch byproducts. The non-volatile sidewall passivation could cause the device short across the magnetic tunneling junction area and degradation of electric performance. Ion Beam Etching (IBE) has been used for MRAM patterning to clean the sidewall and maintain the material integrity. However, IBE is limited by the aspect ratio (<2:1) for advanced technology nodes with high pattern density.
- To achieve the foregoing and in accordance with the purpose of the present invention, a method of etching a stack with at least one metal layer in one or more cycles is provided. An initiation step is preformed, transforming part of the at least one metal layer into metal oxide, metal halide, or lattice damaged metallic sites. A reactive step is performed providing one or more cycles, where each cycle comprises providing an organic solvent vapor to form a solvated metal, metal halide, or metal oxide state and providing an organic ligand solvent to form volatile organometallic compounds. A desorption of the volatile organometallic compounds is performed.
- In another manifestation of the invention, a method of etching a MRAM stack with at least one metal layer disposed below a tunneling layer disposed below a mask is provided. The tunneling layer is etched. A spacer layer is formed over the etched tunneling layer. The spacer is opened. The at least one metal layer is etched in one or more cycles with each cycle comprising performing an initiation step, which transforms part of the at least one metal layer into metal oxide, metal halide, or lattice damaged metallic sites, performing a reactive step providing one or more cycles, where each cycle comprises providing an organic solvent vapor to form a solvated metal, metal halide, or metal oxide state and providing an organic ligand solvent to form volatile organometallic compounds, and performing a desorption of the volatile organometallic compounds.
- These and other features of the present invention will be described in more detail below in the detailed description of the invention and in conjunction with the following figures.
- The present invention is illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings and in which like reference numerals refer to similar elements and in which:
-
FIG. 1 is a high level flow chart of an embodiment of the invention. -
FIGS. 2A-H are schematic views of a stack processed according to an embodiment of the invention. -
FIG. 3 is a schematic view of an etch reactor that may be used for etching. -
FIG. 4 illustrates a computer system, which is suitable for implementing a controller used in embodiments of the present invention. -
FIG. 5 is a more detailed flow chart of the reactive step. -
FIGS. 6A-E are schematic views of a MRAM stack processed according to an embodiment of the invention. - The present invention will now be described in detail with reference to a few preferred embodiments thereof as illustrated in the accompanying drawings. In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be apparent, however, to one skilled in the art, that the present invention may be practiced without some or all of these specific details. In other instances, well known process steps and/or structures have not been described in detail in order to not unnecessarily obscure the present invention.
- To facilitate understanding,
FIG. 1 is a high level flow chart of a process used in an embodiment of the invention. A substrate with a stack with at least one metal containing layer is provided (step 104). An initiation step is provided (step 108). A reactive step is provided (step 112). A desorption step is provided (step 116). - In an example of a preferred embodiment of the invention, a substrate with a stack with at least one metal layer is provided (step 104).
FIG. 2A is a cross-sectional view of astack 200 over asubstrate 204. Thestack 200 comprises at least onemetal layer 208 disposed below amask 212. The at least onemetal layer 208 may comprise one or more metal layers with non-metal layers. In addition, one or more layers may be disposed between thesubstrate 204 and the at least onemetal layer 208. In addition, one or more layers may be disposed between the at least onemetal layer 208 and themask 212. In this example the at least onemetal layer 208 is a tantalum as bottom electrode layer under a platinum manganese (PtMn), or CoPt/CoPd layer , which is a fixed magnetic layer in MRAM film stack. - In one embodiment, all processing may be performed in a single plasma etch chamber.
FIG. 3 is a schematic view of an etch reactor that may be used in practicing such an embodiment. In one or more embodiments of the invention, anetch reactor 300 comprises agas distribution plate 306 providing a gas inlet and achuck 308, within anetch chamber 349, enclosed by achamber wall 350. Within theetch chamber 349, asubstrate 204 on which the stack is formed is positioned on top of thechuck 308. Thechuck 308 may provide a bias from theESC source 348 as an electrostatic chuck (ESC) for holding the substrate 304 or may use another chucking force to hold thesubstrate 204. Aheat source 310, such as heat lamps, is provided to heat the metal layer. Anion source 324, asolvent vaporizer 326, and a ligand vaporizer 328 are connected to theetch chamber 349 through thedistribution plate 306. Aligand source 327 is connected to the ligand vaporizer 328. Asolvent source 325 is connected to thesolvent vaporizer 326. An ESC temperature controller is connected to thechuck 308, and provides temperature control of thechuck 308. -
FIG. 4 is a high level block diagram showing acomputer system 400, which is suitable for implementing acontroller 335 used in embodiments of the present invention. The computer system may have many physical forms ranging from an integrated circuit, a printed circuit board, and a small handheld device up to a huge super computer. Thecomputer system 400 includes one ormore processors 402, and further can include an electronic display device 404 (for displaying graphics, text, and other data), a main memory 406 (e.g., random access memory (RAM)), storage device 408 (e.g., hard disk drive), removable storage device 410 (e.g., optical disk drive), user interface devices 412 (e.g., keyboards, touch screens, keypads, mice or other pointing devices, etc.), and a communication interface 414 (e.g., wireless network interface). Thecommunication interface 414 allows software and data to be transferred between thecomputer system 400 and external devices via a link. The system may also include a communications infrastructure 416 (e.g., a communications bus, cross-over bar, or network) to which the aforementioned devices/modules are connected. - Information transferred via
communications interface 414 may be in the form of signals such as electronic, electromagnetic, optical, or other signals capable of being received bycommunications interface 414, via a communication link that carries signals and may be implemented using wire or cable, fiber optics, a phone line, a cellular phone link, a radio frequency link, and/or other communication channels. With such a communications interface, it is contemplated that the one ormore processors 402 might receive information from a network, or might output information to the network in the course of performing the above-described method steps. Furthermore, method embodiments of the present invention may execute solely upon the processors or may execute over a network such as the Internet in conjunction with remote processors that shares a portion of the processing. - The term “non-transient computer readable medium” is used generally to refer to media such as main memory, secondary memory, removable storage, and storage devices, such as hard disks, flash memory, disk drive memory, CD-ROM and other forms of persistent memory and shall not be construed to cover transitory subject matter, such as carrier waves or signals. Examples of computer code include machine code, such as produced by a compiler, and files containing higher level code that are executed by a computer using an interpreter. Computer readable media may also be computer code transmitted by a computer data signal embodied in a carrier wave and representing a sequence of instructions that are executable by a processor.
- An initiation step is provided (step 108). The initiation step initiates reactive sites transforming part of the at least one metal layer into metal oxide, metal halide, or lattice damaged metallic sites. In this embodiment, the initiation step is provided by using an ionic flux or ion beam to covert part of the at least one
metal layer 208 into a metal oxide, metal halide, or lattice damaged metallic sites. In this example, an oxygen plasma or ion beams through IBE can be applied to the wafer surface to oxidize the film not covered by the mask. In another example, a chlorine plasma or low energy inert gas plasma ion can also be applied.FIG. 2B is a cross-sectional view of thestack 200 after the initiation step has been provide (step 108). Unmasked surface layers of the at least onemetal layer 208 are exposed to the ionic flux or ion beam and transformed into modifiedmetallic sites 216. In this example, the modifiedmetallic sites 216 are metal transformed into metal oxide, metal halide, or lattice damaged metallic sites. In this example, ions are provided from theion source 324 into theetch chamber 349. - A reaction step is provided (step 112).
FIG. 5 is a more detailed flow chart of providing a reaction step (step 112), which is provided in an embodiment of the invention. In this embodiment, the reaction step (step 112) comprises a solvate modified metallic sites step (step 504) and a ligand complex formation step (step 508). In this embodiment, the solvate modified metallic sites step (step 504) forms solvated metal at the modified metallic sites. In this embodiment, the modified metallic sites are exposed to a vapor solvent. Asolvent source 325 provides solvent to thesolvent vaporizer 326, which vaporizes the solvent and provides the solvent vapor into theetch chamber 349. Such solvents may be alcohols, amine, or hydrocarbons. Such solvents may be polar or non-polar, base or acidic. Providing a solvated metal is helpful in localizing the metal electron and facilitating the organic ligand attachment. In this embodiment, the ligand complex formation step (step 508) provides ligand vapor which transform the solvated metal into organometallic compounds. Aligand source 327, provides ligands to the ligand vaporizer 328, which vaporizes the ligands and provides the ligand vapor to theetch chamber 349. In this example, the ligand vapor provides organic ligands. The organic ligands that may be used to form ligand complexes may include acetylacetonate (acac) family (such as bis(acac)-EDIM), acetic acid, amides, amidinates (tBuNC(R)Net), allyls, ethylene, acetylene, and cyclo-pentadienyl. In this embodiment, the solvate modified metallic sites step (step 504) and a ligand complex formation step (step 508) are performed cyclically a plurality of times. In other embodiments, the solvate modified metallic sites step and a ligand complex formation step may be performed simultaneously. Where these steps are performed simultaneously, the ligand concentration must by high.FIG. 2C is a cross-sectional view of thestack 200 after the reactive step has been provide (step 112). The modified metallic sites have been transformed intoorganometallic sites 220. In this embodiment, theESC temperature controller 350, may be used to cool thechuck 308. In addition, theheat source 310 may be off, so that thestack 200 is kept cooler to increase the deposition of the vapors. - A desorption step is provided (step 116). In this embodiment, the
organometallic sites 220 are heated causing the desorption of organometallic material. The heating may be achieved by heating a chuck holding thesubstrate 204 or by radiation directly heating theorganometallic sites 220. In this example, theheat source 310 may use radiant heat to directly theorganometallic sites 220. TheESC temperature controller 350 may be used to heat thechuck 308, which heats thestack 200.FIG. 2D is a cross-sectional view of thestack 200 after the desorption step has been provide (step 116). The organometallic sites have been removed by desorption, leaving partially etchedsites 224. - The desorption step can also be realized with fine controlled ion energy sputtering so the organometallic compounds are detached but the ligands are not detached from metal sites.
- Since the at least one
metal layer 208 is only partially etched, the cycle is continued (step 120), which returns to the initiation step (step 108). The same initiation step as described above may be used or the parameters may be changed.FIG. 2E is a cross-sectional view of thestack 200 after the initiation step has been provide (step 108). Unmasked surface layers of the at least onemetal layer 208 is exposed to the ionic flux or ion beam and transformed into modifiedmetallic sites 228. - A reaction step is provided (step 112). The same reaction step as described above may be used or parameters may be changed.
FIG. 2F is a cross-sectional view of thestack 200 after the reactive step has been provide (step 112). The modified metallic sites have been transformed intoorganometallic sites 232. - A desorption step is provided (step 116). In this embodiment, the
organometallic sites 232 are heated causing the desorption of organometallic material. The same desorption step as described above may be used or parameters may be changed.FIG. 2G is a cross-sectional view of thestack 200 after the desorption step has been provide (step 116). The organometallic sites have been removed by desorption, leaving partially etchedsites 224. - The cycle is continued (step 120) until the etch process is completed.
FIG. 2H is a cross-sectional view of thestack 200 after the etching of the at least onemetal layer 208 is completed. - This embodiment provides a plasma free etching processes. Other embodiments may use a plasma during the initiation step or the desorption step. Such a plasma may be a downstream plasma provided to the
etch chamber 349 from a plasma source or may be created in situ, wherein theetch chamber 349 would require a precursor gas source and a plasma excitation system. In other embodiments an ion flux of O2, COS, or CH3OH may be used to provide the initiation step. In other embodiments a vapor generated from H2O2, HClO, O3, SOCl2, NH4OH, HCHO, or CH3COOH may be used to provide the initiation step. In other embodiments, a catalyst may be used during the reaction step to increase the reaction rate. -
FIG. 6A is a schematic cross-sectional view of astack 600 used in another embodiment of the invention. In thisstack 600 an inter layer dielectric layer (ILD) 604 is placed over a substrate, not shown. Abottom electrode 608 is formed over theILD 604. In this embodiment, thebottom electrode 608 is formed from Ta, Ti, or W. In other embodiments, other similar metals may be used for thebottom electrode 608. A bottom non-volatile metal (NVM) (pinned layer)layer 612 is formed over thebottom electrode 608. In this embodiment, the bottom NVM layer is formed from MnPt, CoPt, CoPd, or CoFe. In other embodiments, other similar alloys may be used for thebottom NVM layer 612. Atunneling layer 616 of magnesium oxide (MgO) is formed over thebottom NVM layer 612. Atop NVM layer 620 is formed over thetunneling layer 616. In this embodiment, thetop NVM layer 620 is formed from CoFe, CoFeB, Ru, CoPt, or CoPd. In other embodiments thetop NVM layer 620 is formed of other metals or alloys. In this embodiment, the combination of thebottom NVM layer 612, thetunneling layer 616, and thetop NVM layer 620 forms a magnetic tunnel junction (MTJ). A patternedhardmask 624 is formed over thetop NVM layer 620. In this embodiment the patternedhardmask 624 is Ta, TaN, TiN or W, and is used as an electrode. In other embodiments, other electrode materials may be used. - In this embodiment, the
top NVM layer 620 andtunneling layer 616 are etched using an RIE or IBE, which in this embodiment etches 2-3 nm of thebottom NVM 612. An IBE etch is able to etch thetop NVM layer 620 andtunneling layer 616 without forming sidewall deposition and without damaging thetunneling layer 616.FIG. 6B is a schematic cross-sectional view of the stack after theNVM layer 620 and tunneling 616 have been etched. Using IBE to only etch thetop NVM layer 620 andtunneling layer 616 lowers the IBE sidewall angle/aspect ratio limitation while maintainingtunneling layer 616 integrity without deposition build up. - An oxide or nitride spacer is formed around the partially etched
stack 600.FIG. 6C is a schematic cross-sectional view of thestack 600 after thespacer 628 has been formed. The spacer seals thetunneling layer 616 during subsequent etching. The spacer thickness is approximately 2 to 5 nm. RIE or IBE sputtering is used to open thespacer 628.FIG. 6D is a schematic cross-sectional view of thestack 600 after thespacer 628 have been opened. - The stack is then subjected to an etch process, as shown in
FIG. 1 , wherein the patternedhard mask 624, thetop NVM layer 620, thetunneling layer 616, and thespacer 628 provide a patterned mask for etching thebottom NVM layer 612. In this example, the initiation step (step 108) is provided by providing an oxidation by providing a pressure of 4 to 80 mTorr. 50 to 500 sccm of O2 and 0 to 500 sccm Ar are flowed into theetch chamber 349. 200 to 1500 TCP power at 13 MHz is provided to form the gas into a plasma. A bias voltage from 20 to 500 volts is provided. The oxidation process is maintained for 5 to 60 seconds. In an alternative embodiment, the initiation step may be provided by chlorination. In such a process a pressure of 4 to 80 mTorr is provided. 50 to 500 sccm of Cl2 and 0 to 500 sccm of Ar is flowed into theetch chamber 349. 200 to 1500 TCP power at 13 MHz is provided to form the gas into a plasma. A bias voltage from 20 to 500 volts is provided. The chlorination process is maintained for 5 to 60 seconds. - In this example, the solvate modified metallic sites step (step 504) is provided by providing a vapor of an organic acid. The ligand complex formation step (step 508) is provided by providing a vapor of a ligand. A pressure of 20 mTorr to 1 Torr is provided during the slovation and ligand complex formation steps with or without a carrier gas, where these steps may be cycled multiple times to enhance the reaction.
- In this example the desorption step (step 116) is provided by providing a light plasma sputtering. In one example, the light plasma sputtering may be accomplished by providing 4 to 80 mTorr of chamber pressure. 50 to 500 sccm Ar is flowed into the
etch chamber 349. 200 to 1500 TCP power is provided to form the gas into a plasma. A bias voltage from 0 to 100 volts is provided. The Ar gas may be replaced by He, Ne, or Xe. Preferably, the gas is a pure noble gas. In another example, desorption may be provided by heating thechuck 308 to a temperature of between 80° C. to 300° C. The process is repeated until the etching of theNVM layer 612 is completed.FIG. 6E is a schematic view of thestack 600 after theNVM layer 612 has been etched. - This embodiment uses an IBE to only etch the
tunneling layer 616 and to open the spacer, so that the IBE is used for shallower and lower aspect etching. This allows an IBE that does not form sidewall depositions and does not damage thetunneling layer 616. Partially patterning the film stack puts fewer constraints on the IBE sidewall angle/aspect ratio limitation while maintaining MgO integrity without deposition build up. The spacer is able to further protect the MgO layer while etching subsequent layers. This embodiment uses non-aqueous solvents to avoid potential degradation of the MgO layer. This embodiment uses vapors to create organometallic byproducts, which are volatile in nature and leave the wafer surface without excessive sidewall buildup. This allows the formation of high density MRAM patterning with high aspect ratio. This embodiment provides an anisotropic etch of an MRAM with small CD and high aspect ratios. By providing an atomic level etch this embodiment provides greater control of the etching process. - While this invention has been described in terms of several preferred embodiments, there are alterations, permutations, modifications, and various substitute equivalents, which fall within the scope of this invention. It should also be noted that there are many alternative ways of implementing the methods and apparatuses of the present invention. It is therefore intended that the following appended claims be interpreted as including all such alterations, permutations, and various substitute equivalents as fall within the true spirit and scope of the present invention.
Claims (19)
Priority Applications (8)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/325,911 US9130158B1 (en) | 2014-03-27 | 2014-07-08 | Method to etch non-volatile metal materials |
TW104109675A TWI650886B (en) | 2014-03-27 | 2015-03-26 | Method to etch non-volatile metal materials |
JP2015063656A JP6557490B2 (en) | 2014-03-27 | 2015-03-26 | Method for etching nonvolatile metal material |
CN201510140906.8A CN104953027B (en) | 2014-03-27 | 2015-03-27 | The method for etching non-volatile metal material |
CN201810360987.6A CN108682737A (en) | 2014-03-27 | 2015-03-27 | The method for etching non-volatile metal material |
KR1020150043503A KR102318520B1 (en) | 2014-03-27 | 2015-03-27 | Method to etch non-volatile metal materials |
SG10201502437TA SG10201502437TA (en) | 2014-03-27 | 2015-03-27 | Method to etch non-volatile metal materials |
US14/818,225 US9391267B2 (en) | 2014-03-27 | 2015-08-04 | Method to etch non-volatile metal materials |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201461971032P | 2014-03-27 | 2014-03-27 | |
US14/325,911 US9130158B1 (en) | 2014-03-27 | 2014-07-08 | Method to etch non-volatile metal materials |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/818,225 Continuation US9391267B2 (en) | 2014-03-27 | 2015-08-04 | Method to etch non-volatile metal materials |
Publications (2)
Publication Number | Publication Date |
---|---|
US9130158B1 US9130158B1 (en) | 2015-09-08 |
US20150280114A1 true US20150280114A1 (en) | 2015-10-01 |
Family
ID=54012662
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/325,190 Active US9257638B2 (en) | 2014-03-27 | 2014-07-07 | Method to etch non-volatile metal materials |
US14/325,911 Active US9130158B1 (en) | 2014-03-27 | 2014-07-08 | Method to etch non-volatile metal materials |
US14/818,225 Active US9391267B2 (en) | 2014-03-27 | 2015-08-04 | Method to etch non-volatile metal materials |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/325,190 Active US9257638B2 (en) | 2014-03-27 | 2014-07-07 | Method to etch non-volatile metal materials |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/818,225 Active US9391267B2 (en) | 2014-03-27 | 2015-08-04 | Method to etch non-volatile metal materials |
Country Status (6)
Country | Link |
---|---|
US (3) | US9257638B2 (en) |
JP (2) | JP6789614B2 (en) |
KR (2) | KR102377668B1 (en) |
CN (2) | CN108682737A (en) |
SG (2) | SG10201502438RA (en) |
TW (2) | TWI651773B (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10230042B2 (en) | 2016-03-03 | 2019-03-12 | Toshiba Memory Corporation | Magnetoresistive element and method of manufacturing the same |
US10748768B2 (en) * | 2015-12-31 | 2020-08-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for mandrel and spacer patterning |
TWI742034B (en) * | 2016-02-05 | 2021-10-11 | 美商蘭姆研究公司 | Chamber for patterning non-volatile metals |
US11424134B2 (en) * | 2019-09-19 | 2022-08-23 | Applied Materials, Inc. | Atomic layer etching of metals |
Families Citing this family (51)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9240547B2 (en) | 2013-09-10 | 2016-01-19 | Micron Technology, Inc. | Magnetic tunnel junctions and methods of forming magnetic tunnel junctions |
US9257638B2 (en) * | 2014-03-27 | 2016-02-09 | Lam Research Corporation | Method to etch non-volatile metal materials |
US9373779B1 (en) | 2014-12-08 | 2016-06-21 | Micron Technology, Inc. | Magnetic tunnel junctions |
US9576811B2 (en) | 2015-01-12 | 2017-02-21 | Lam Research Corporation | Integrating atomic scale processes: ALD (atomic layer deposition) and ALE (atomic layer etch) |
US9502642B2 (en) | 2015-04-10 | 2016-11-22 | Micron Technology, Inc. | Magnetic tunnel junctions, methods used while forming magnetic tunnel junctions, and methods of forming magnetic tunnel junctions |
US9520553B2 (en) * | 2015-04-15 | 2016-12-13 | Micron Technology, Inc. | Methods of forming a magnetic electrode of a magnetic tunnel junction and methods of forming a magnetic tunnel junction |
US9530959B2 (en) * | 2015-04-15 | 2016-12-27 | Micron Technology, Inc. | Magnetic tunnel junctions |
US9806252B2 (en) | 2015-04-20 | 2017-10-31 | Lam Research Corporation | Dry plasma etch method to pattern MRAM stack |
US9870899B2 (en) | 2015-04-24 | 2018-01-16 | Lam Research Corporation | Cobalt etch back |
US9257136B1 (en) | 2015-05-05 | 2016-02-09 | Micron Technology, Inc. | Magnetic tunnel junctions |
US9960346B2 (en) | 2015-05-07 | 2018-05-01 | Micron Technology, Inc. | Magnetic tunnel junctions |
US9449843B1 (en) * | 2015-06-09 | 2016-09-20 | Applied Materials, Inc. | Selectively etching metals and metal nitrides conformally |
US9972504B2 (en) | 2015-08-07 | 2018-05-15 | Lam Research Corporation | Atomic layer etching of tungsten for enhanced tungsten deposition fill |
US10096487B2 (en) | 2015-08-19 | 2018-10-09 | Lam Research Corporation | Atomic layer etching of tungsten and other metals |
US9984858B2 (en) | 2015-09-04 | 2018-05-29 | Lam Research Corporation | ALE smoothness: in and outside semiconductor industry |
CN106548936B (en) * | 2015-09-23 | 2022-04-22 | 北京北方华创微电子装备有限公司 | Method for etching metal layer |
EP3375008B1 (en) | 2015-11-10 | 2020-05-20 | L'Air Liquide Société Anonyme pour l'Etude et l'Exploitation des Procédés Georges Claude | Plasma-free etching process |
US10727073B2 (en) | 2016-02-04 | 2020-07-28 | Lam Research Corporation | Atomic layer etching 3D structures: Si and SiGe and Ge smoothness on horizontal and vertical surfaces |
US10229837B2 (en) * | 2016-02-04 | 2019-03-12 | Lam Research Corporation | Control of directionality in atomic layer etching |
US9991128B2 (en) | 2016-02-05 | 2018-06-05 | Lam Research Corporation | Atomic layer etching in continuous plasma |
US10256108B2 (en) * | 2016-03-01 | 2019-04-09 | Lam Research Corporation | Atomic layer etching of AL2O3 using a combination of plasma and vapor treatments |
US10269566B2 (en) | 2016-04-29 | 2019-04-23 | Lam Research Corporation | Etching substrates using ale and selective deposition |
US9680089B1 (en) | 2016-05-13 | 2017-06-13 | Micron Technology, Inc. | Magnetic tunnel junctions |
US9799519B1 (en) * | 2016-06-24 | 2017-10-24 | International Business Machines Corporation | Selective sputtering with light mass ions to sharpen sidewall of subtractively patterned conductive metal layer |
US9837312B1 (en) | 2016-07-22 | 2017-12-05 | Lam Research Corporation | Atomic layer etching for enhanced bottom-up feature fill |
KR102511914B1 (en) | 2016-08-04 | 2023-03-21 | 삼성전자주식회사 | Magnetic memory device and method for manufacturing the same |
US10103196B2 (en) | 2016-08-30 | 2018-10-16 | Micron Technology, Inc. | Methods of forming magnetic memory cells, and methods of forming arrays of magnetic memory cells |
JP7062658B2 (en) | 2016-12-09 | 2022-05-06 | エーエスエム アイピー ホールディング ビー.ブイ. | Thermal layer etching process |
US10566212B2 (en) | 2016-12-19 | 2020-02-18 | Lam Research Corporation | Designer atomic layer etching |
US10283319B2 (en) | 2016-12-22 | 2019-05-07 | Asm Ip Holding B.V. | Atomic layer etching processes |
KR102638610B1 (en) | 2017-01-11 | 2024-02-22 | 삼성전자주식회사 | Magnetic memory device |
US10297746B2 (en) | 2017-04-05 | 2019-05-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Post treatment to reduce shunting devices for physical etching process |
CN110494594A (en) | 2017-04-13 | 2019-11-22 | 巴斯夫欧洲公司 | The method containing metal or semimetallic material of etching |
US10559461B2 (en) | 2017-04-19 | 2020-02-11 | Lam Research Corporation | Selective deposition with atomic layer etch reset |
US9997371B1 (en) | 2017-04-24 | 2018-06-12 | Lam Research Corporation | Atomic layer etch methods and hardware for patterning applications |
US10832909B2 (en) | 2017-04-24 | 2020-11-10 | Lam Research Corporation | Atomic layer etch, reactive precursors and energetic sources for patterning applications |
US10242885B2 (en) * | 2017-05-26 | 2019-03-26 | Applied Materials, Inc. | Selective dry etching of metal films comprising multiple metal oxides |
WO2018231695A1 (en) * | 2017-06-13 | 2018-12-20 | Tokyo Electron Limited | Process for patterning a magnetic tunnel junction |
US10622221B2 (en) * | 2017-12-14 | 2020-04-14 | Applied Materials, Inc. | Methods of etching metal oxides with less etch residue |
EP3776636A4 (en) | 2018-03-30 | 2021-12-22 | Lam Research Corporation | Atomic layer etching and smoothing of refractory metals and other high surface binding energy materials |
US10714681B2 (en) * | 2018-10-19 | 2020-07-14 | International Business Machines Corporation | Embedded magnetic tunnel junction pillar having reduced height and uniform contact area |
JP7310146B2 (en) * | 2019-01-16 | 2023-07-19 | 東京エレクトロン株式会社 | Substrate for manufacturing semiconductor device with hard mask and method for manufacturing semiconductor device |
CN109801844A (en) * | 2019-02-03 | 2019-05-24 | 南通大学 | A kind of metal cutting method |
CN109786241B (en) * | 2019-02-03 | 2022-09-27 | 南通大学 | Method for retarding aluminum etching side corrosion by micro-damage |
US10971500B2 (en) * | 2019-06-06 | 2021-04-06 | Micron Technology, Inc. | Methods used in the fabrication of integrated circuitry |
JP2021019201A (en) | 2019-07-18 | 2021-02-15 | エーエスエム アイピー ホールディング ビー.ブイ. | Showerhead device for semiconductor processing system |
CY2004010I1 (en) | 2019-08-29 | 2009-11-04 | Novartis Ag | PHENYL CARBAMATE |
US11574813B2 (en) | 2019-12-10 | 2023-02-07 | Asm Ip Holding B.V. | Atomic layer etching |
US11502246B2 (en) | 2020-06-04 | 2022-11-15 | Samsung Electronics Co., Ltd. | Magnetoresistive device, magnetic memory, and method of fabricating a magnetoresistive device |
US11737289B2 (en) | 2020-12-09 | 2023-08-22 | International Business Machines Corporation | High density ReRAM integration with interconnect |
US20230420267A1 (en) * | 2022-05-27 | 2023-12-28 | Tokyo Electron Limited | Oxygen-free etching of non-volatile metals |
Family Cites Families (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0433983B1 (en) * | 1989-12-20 | 1998-03-04 | Texas Instruments Incorporated | Copper etch process using halides |
JPH04208526A (en) * | 1990-11-30 | 1992-07-30 | Nisshin Hightech Kk | Dry etching method and device |
KR0155785B1 (en) * | 1994-12-15 | 1998-10-15 | 김광호 | Fin capacitor & its fabrication method |
JPH11513846A (en) * | 1995-10-19 | 1999-11-24 | マサチューセッツ インスティテュート オブ テクノロジー | Metal removal method |
US6010966A (en) * | 1998-08-07 | 2000-01-04 | Applied Materials, Inc. | Hydrocarbon gases for anisotropic etching of metal-containing layers |
JP3619745B2 (en) * | 1999-12-20 | 2005-02-16 | 株式会社日立製作所 | Solid surface treatment method and treatment liquid, and electronic device manufacturing method using the same |
FR2820417B1 (en) | 2001-02-08 | 2003-05-30 | Commissariat Energie Atomique | DISSOLUTION AND DECONTAMINATION PROCESS |
KR100421219B1 (en) * | 2001-06-14 | 2004-03-02 | 삼성전자주식회사 | Method for depositing atomic layer using organometallic complex having β-diketone ligand |
US7214327B2 (en) * | 2002-06-28 | 2007-05-08 | Tokyo Electron Limited | Anisotropic dry etching of Cu-containing layers |
JP2004332045A (en) * | 2003-05-07 | 2004-11-25 | Renesas Technology Corp | Method for dry-etching multilayered film material |
US20060017043A1 (en) * | 2004-07-23 | 2006-01-26 | Dingjun Wu | Method for enhancing fluorine utilization |
JP4534664B2 (en) * | 2004-08-24 | 2010-09-01 | ソニー株式会社 | Method for manufacturing magnetic storage device |
JP4769002B2 (en) * | 2005-03-28 | 2011-09-07 | 株式会社アルバック | Etching method |
JP5481547B2 (en) * | 2006-08-24 | 2014-04-23 | 富士通セミコンダクター株式会社 | Method for removing metal deposit, substrate processing apparatus, and recording medium |
JP2007158361A (en) * | 2007-01-09 | 2007-06-21 | Yamaha Corp | Method of producing magnetic tunnel junction element |
US7948044B2 (en) * | 2008-04-09 | 2011-05-24 | Magic Technologies, Inc. | Low switching current MTJ element for ultra-high STT-RAM and a method for making the same |
JP2010010175A (en) * | 2008-06-24 | 2010-01-14 | Konica Minolta Holdings Inc | Thin film transistor, and method of manufacturing thin film transistor |
US8043732B2 (en) * | 2008-11-11 | 2011-10-25 | Seagate Technology Llc | Memory cell with radial barrier |
US8981502B2 (en) * | 2010-03-29 | 2015-03-17 | Qualcomm Incorporated | Fabricating a magnetic tunnel junction storage element |
JP2012038815A (en) * | 2010-08-04 | 2012-02-23 | Toshiba Corp | Manufacturing method of magnetoresistive element |
US20140147353A1 (en) * | 2010-09-03 | 2014-05-29 | Georgia Tech Research Corporation | Compositions and methods for the separation of metals |
KR101850510B1 (en) * | 2011-03-22 | 2018-04-20 | 삼성디스플레이 주식회사 | precursor composition for oxide semiconductor and manufacturing method of thin film transistor array panel using the same |
US8546263B2 (en) * | 2011-04-27 | 2013-10-01 | Applied Materials, Inc. | Method of patterning of magnetic tunnel junctions |
JP2013016587A (en) * | 2011-07-01 | 2013-01-24 | Toshiba Corp | Magnetoresistive effect element and manufacturing method therefor |
US8784676B2 (en) * | 2012-02-03 | 2014-07-22 | Lam Research Corporation | Waferless auto conditioning |
US20130270227A1 (en) * | 2012-04-13 | 2013-10-17 | Lam Research Corporation | Layer-layer etch of non volatile materials |
US9129690B2 (en) * | 2012-07-20 | 2015-09-08 | Samsung Electronics Co., Ltd. | Method and system for providing magnetic junctions having improved characteristics |
US9257638B2 (en) * | 2014-03-27 | 2016-02-09 | Lam Research Corporation | Method to etch non-volatile metal materials |
-
2014
- 2014-07-07 US US14/325,190 patent/US9257638B2/en active Active
- 2014-07-08 US US14/325,911 patent/US9130158B1/en active Active
-
2015
- 2015-01-23 KR KR1020150011133A patent/KR102377668B1/en active IP Right Grant
- 2015-03-19 TW TW104108722A patent/TWI651773B/en active
- 2015-03-26 TW TW104109675A patent/TWI650886B/en active
- 2015-03-26 JP JP2015063653A patent/JP6789614B2/en active Active
- 2015-03-26 JP JP2015063656A patent/JP6557490B2/en active Active
- 2015-03-27 SG SG10201502438RA patent/SG10201502438RA/en unknown
- 2015-03-27 SG SG10201502437TA patent/SG10201502437TA/en unknown
- 2015-03-27 CN CN201810360987.6A patent/CN108682737A/en active Pending
- 2015-03-27 KR KR1020150043503A patent/KR102318520B1/en active IP Right Grant
- 2015-03-27 CN CN201510140906.8A patent/CN104953027B/en active Active
- 2015-08-04 US US14/818,225 patent/US9391267B2/en active Active
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10748768B2 (en) * | 2015-12-31 | 2020-08-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for mandrel and spacer patterning |
TWI742034B (en) * | 2016-02-05 | 2021-10-11 | 美商蘭姆研究公司 | Chamber for patterning non-volatile metals |
US10230042B2 (en) | 2016-03-03 | 2019-03-12 | Toshiba Memory Corporation | Magnetoresistive element and method of manufacturing the same |
US11424134B2 (en) * | 2019-09-19 | 2022-08-23 | Applied Materials, Inc. | Atomic layer etching of metals |
Also Published As
Publication number | Publication date |
---|---|
TWI650886B (en) | 2019-02-11 |
TWI651773B (en) | 2019-02-21 |
US20150340603A1 (en) | 2015-11-26 |
KR102377668B1 (en) | 2022-03-22 |
KR20150112896A (en) | 2015-10-07 |
SG10201502437TA (en) | 2015-10-29 |
SG10201502438RA (en) | 2015-10-29 |
CN104953027B (en) | 2018-05-22 |
JP6789614B2 (en) | 2020-11-25 |
JP2015192150A (en) | 2015-11-02 |
KR102318520B1 (en) | 2021-10-28 |
KR20150112757A (en) | 2015-10-07 |
US9391267B2 (en) | 2016-07-12 |
US9130158B1 (en) | 2015-09-08 |
CN104953027A (en) | 2015-09-30 |
US20150280113A1 (en) | 2015-10-01 |
JP2015216360A (en) | 2015-12-03 |
TW201608748A (en) | 2016-03-01 |
JP6557490B2 (en) | 2019-08-07 |
TW201603135A (en) | 2016-01-16 |
CN108682737A (en) | 2018-10-19 |
US9257638B2 (en) | 2016-02-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9391267B2 (en) | Method to etch non-volatile metal materials | |
US8608973B1 (en) | Layer-layer etch of non volatile materials using plasma | |
US9659783B2 (en) | High aspect ratio etch with combination mask | |
JP5740281B2 (en) | Metal film dry etching method | |
US6933239B2 (en) | Method for removing conductive residue | |
US20030180968A1 (en) | Method of preventing short circuits in magnetic film stacks | |
KR102516921B1 (en) | Novel method to etch copper barrier film | |
WO2018236614A1 (en) | High aspect ratio etch of oxide metal oxide metal stack | |
US20130270227A1 (en) | Layer-layer etch of non volatile materials | |
US20220254649A1 (en) | Atomic layer etch and ion beam etch patterning | |
Hwang et al. | Etch characteristics of Ru thin films using O2/Ar, CH4/Ar, and O2/CH4/Ar plasmas | |
US20240021435A1 (en) | Metal etch | |
KR20180120118A (en) | Method of cyclic plasma etching of organic film using sulfur and/or carbon-based chemistry | |
CN108511389A (en) | Semiconductor making method and plasma processing apparatus | |
KR101394651B1 (en) | Dry etching method of mgo thin film |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: LAM RESEARCH CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SHEN, MEIHUA;SINGH, HARMEET;TAN, SAMANTHA S.H.;AND OTHERS;SIGNING DATES FROM 20140627 TO 20140707;REEL/FRAME:033263/0695 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |