US20150263740A1 - Delay locked loop - Google Patents
Delay locked loop Download PDFInfo
- Publication number
- US20150263740A1 US20150263740A1 US14/576,083 US201414576083A US2015263740A1 US 20150263740 A1 US20150263740 A1 US 20150263740A1 US 201414576083 A US201414576083 A US 201414576083A US 2015263740 A1 US2015263740 A1 US 2015263740A1
- Authority
- US
- United States
- Prior art keywords
- signal
- circuit
- delay
- pulse
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000000630 rising effect Effects 0.000 claims description 35
- 238000010586 diagram Methods 0.000 description 17
- 230000003111 delayed effect Effects 0.000 description 11
- 230000005540 biological transmission Effects 0.000 description 8
- 230000001934 delay Effects 0.000 description 7
- 101150110971 CIN7 gene Proteins 0.000 description 4
- 101100286980 Daucus carota INV2 gene Proteins 0.000 description 4
- 101150110298 INV1 gene Proteins 0.000 description 4
- 101100062780 Mus musculus Dclk1 gene Proteins 0.000 description 4
- 101100397044 Xenopus laevis invs-a gene Proteins 0.000 description 4
- 101100397045 Xenopus laevis invs-b gene Proteins 0.000 description 4
- 230000007423 decrease Effects 0.000 description 3
- 238000000034 method Methods 0.000 description 3
- 239000003990 capacitor Substances 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 102100029469 WD repeat and HMG-box DNA-binding protein 1 Human genes 0.000 description 1
- 101710097421 WD repeat and HMG-box DNA-binding protein 1 Proteins 0.000 description 1
- 229910002056 binary alloy Inorganic materials 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
- H03L7/0818—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter comprising coarse and fine delay or phase-shifting means
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
- H03L7/0816—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter and the frequency- or phase-detection arrangement being connected to a common input
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/087—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
Definitions
- Various embodiments generally relate to a delay locked loop, and more particularly, to a delay locked loop with a shorter tracking time.
- FIG. 1 is a block diagram showing a conventional delay locked loop (DLL).
- the conventional delay locked loop 10 includes a variable delay line circuit 11 for adjusting a delay time of an input signal iCLK in response to a control signal code and generating an output signal rCLK, a delay model circuit 12 for delaying the output signal rCLK and outputting a feedback signal fbCLK, and a phase comparator circuit 13 for generating the control signal code based on a phase difference between the feedback signal fbCLK from the delay model circuit 12 and the input signal iCLK.
- DLL delay locked loop
- the conventional delay locked loop 10 executes a tracking operation to determine a delay amount of the variable delay line circuit 11 by initially performing several feedback operations.
- the signal rCLK outputted from the variable delay line circuit 11 is delayed by a given time, which is determined by the delay model circuit 12 , before being transmitted to the phase comparator circuit 13 .
- Several feedback operations are performed to complete the tracking operation, and the delay of the delay model circuit 12 accumulates as the several feedback operations are performed. As a result, the tracking time increases.
- Various embodiments are directed to providing a delay locked loop capable of performing a tracking operation in less time.
- a delay locked loop locks delays between an input signal and an output signal and includes a variable delay line circuit suitable for delaying the input signal to generate the output signal, a delay model circuit suitable for delaying the output signal to generate a first feedback signal, a first phase comparator circuit suitable for controlling a delay of the variable delay line circuit depending on a phase difference between the input signal and the first feedback signal, a pulse generation circuit suitable for generating a pulse signal in response to the input signal and the first feedback signal during tracking operation, a pulse retainer circuit suitable for delaying the output signal of the variable delay line circuit to generate a second feedback signal during the tracking operation, a pulse selection circuit suitable for selecting the pulse signal generated by the pulse generation circuit or the second feedback signal to provide the selected signal to the variable delay line circuit as the input signal during the tracking operation, and a second phase comparator circuit suitable for generating a delay control signal to control a delay of the variable delay line circuit depending on a phase difference between the signal selected by the pulse selection circuit and the output signal during the tracking operation.
- a pulse width of the pulse signal is a sum of (i) the phase difference between the first feedback signal and the input signal and (ii) an initial delay of the variable delay line circuit.
- the pulse generation circuit forms a rising edge of the pulse signal on a rising edge of the first feedback signal and forms a falling edge of the pulse signal on a point which is delayed by the initial delay of the variable delay line circuit from a falling edge of the input signal.
- the pulse selection circuit selects an output of the pulse generation circuit shortly after the pulse signal is generated by the pulse generation circuit, and the pulse selection circuit selects the second pulse signal when the pulse signal is subject to feedback as the second feedback signal.
- the second phase comparator completes the tracking operation when a falling edge of the input signal of the variable delay line circuit is aligned to a rising edge of the output signal.
- a delay locked loop may further includes a duty ratio control circuit suitable for controlling a duty ratio of a signal generated by the variable delay line circuit to provide the controlled signal as the output signal.
- the duty ratio control circuit may include an edge combiner circuit suitable for combining an output of the pulse retainer circuit and the output of the variable delay line circuit to generate the output signal, and a third phase comparator circuit suitable for controlling a delay of the pulse retainer circuit depending on a phase difference between the output signal and second feedback signal.
- a delay locked loop according to an embodiment can shorten the time necessary for tracking operation.
- FIG. 1 is a block diagram showing a conventional delay locked loop.
- FIG. 2 is a block diagram showing a delay locked loop according to an embodiment.
- FIG. 3 is a waveform diagram illustrating an operation of a pulse generation circuit shown in FIG. 2 .
- FIG. 4 is a waveform diagram illustrating a tracking operation by the delay locked loop shown in FIG. 2 .
- FIG. 5 is a block diagram showing the pulse generation circuit shown in FIG. 2 .
- FIG. 6 is a waveform diagram for illustrating an operation of the delay locked loop shown in FIG. 2 .
- FIGS. 7 , 8 , and 9 are block diagrams for illustrating the structure of a variable delay line circuit included in the delay locked loop shown in FIG. 2 .
- FIG. 10 is a flow chart illustrating a tracking operation of the delay locked loop shown in FIG. 2 .
- FIG. 11 is a block diagram showing a delay locked loop according to another embodiment.
- FIG. 12 is a waveform diagram illustrating an operation of a third phase comparator circuit shown in FIG. 11 .
- FIG. 2 is a block diagram showing a delay locked loop (DLL) according to an embodiment.
- the delay locked loop 100 includes a variable delay line circuit 110 , a first phase comparator circuit 120 , a pulse generator circuit 130 , a pulse retainer circuit 140 , a pulse selection circuit 150 , a delay control signal selection circuit 151 , a delay model circuit 12 , and a second phase comparator circuit 13 .
- the delay model circuit 12 , the second phase comparator circuit 13 , and the variable delay line circuit 110 operate in such a manner similar to those included in the conventional delay locked loop shown in FIG. 1 .
- the pulse generator circuit 130 generates a pulse signal pCLK in response to an input signal iCLK and a first feedback signal fbCLK.
- the pulse generator circuit 130 generates a pulse signal mCLK at an initial stage of a tracking operation. That is, at the initial stage of the tracking operation to determine a delay amount of the variable delay line circuit 110 , the pulse signal pCLK output from the pulse generator circuit 130 is selected by a selection signal SEL and provided as the pulse signal mCLK.
- the pulse signal mCLK at the initial stage of the tracking operation is generated from the pulse generator unit 130 will be described below.
- the output signal rCLK is generated after the input signal iCLK passes through the variable delay line circuit 110 .
- the first feedback signal fbCLK is generated after the output signal rCKL passes through the delay model circuit 12 , which has a modeled delay tM.
- the tracking operation determines the delay amount of the variable delay line circuit 110 , adjusting the delay amount so that a phase difference tC between the input signal iCLK and the first feedback signal fbCLK becomes zero ‘0’.
- a phase difference tM between the output signal rCLK and the first feedback signal fbCLK is fixed according to the delay model circuit 12 .
- the phase difference tC between the input signal iCLK and the first feedback signal fbCLK can be made zero (0) by further increasing the delay amount of the variable delay line circuit 110 by the phase difference tC from an initial delay amount tD 0 of the variable delay line circuit 110 .
- the pulse generator circuit 130 At the outset of the tracking operation, the pulse generator circuit 130 generates the pulse signal mCLK.
- the pulse signal mCLK includes a rising edge at a rising edge of the first feedback signal fbCLK.
- the pulse signal mCLK includes a falling edge at the point of time which is delayed by an amount equal to the initial delay tD 0 from a rising edge of the input signal iCLK.
- a pulse width of the pulse signal mCLK is the same as a delay amount of the variable delay line circuit 110 .
- the pulse signal mCLK passes through the variable delay line circuit 110 and generates the output signal rCLK.
- whether the tracking operation has completed i.e., whether the DLL 100 is locked, can be determined by examining whether a falling edge of the pulse signal mCLK and a rising edge of the output signal rCLK coincide with each other.
- the first phase comparator circuit 120 compares the falling edge of the pulse signal mCLK and the rising edge of the output signal rCLK.
- the first phase comparator circuit 120 increases a value of a delay control signal provided to the variable delay line circuit 110 to thereby increase the delay amount of the variable delay line circuit 110 .
- the first phase comparator circuit 120 decreases the value of the delay control signal to reduce the delay amount of the variable delay line circuit 110 .
- FIG. 5 is a block diagram of the pulse generator circuit 130 shown in FIG. 2 according to an embodiment.
- the pulse generator circuit 130 includes an initial variable delay line model circuit 131 receiving the input signal iCLK, a driving circuit 134 , a latch 133 , and a selection circuit 132 outputting an output signal pCLK, which are coupled in series.
- the first phase comparator circuit 120 sets a control signal MOD to ‘1’ during the tracking operation, and sets the control signal MOD to ‘0’ when the tracking operation completes.
- the control signal MOD is provided to the delay control signal selection circuit 151 shown in FIG. 2 and the selection circuit 132 of the pulse generator circuit 130 .
- the selection circuit 132 selects and outputs the input signal iCLK as the output signal pCLK.
- the driving circuit 134 includes first and second inverter chains INVC 1 and INVC 2 , PMOS transistors P 1 and P 2 and NMOS transistors N 1 and N 2 .
- the first inverter chain INVC 1 is coupled to the first feedback signal fbCLK
- the second inverter chain INVC 2 is coupled to the input signal iCLK through the initial variable delay line model circuit 131 .
- Each of the first and second inverter chains INVC 1 and INVC 2 includes an odd number of inverters.
- the PMOS transistors P 1 and P 2 and the NMOS transistors N 1 and N 2 are coupled in series and disposed between a power supply voltage terminal and a ground voltage terminal.
- the pulse generator circuit 130 generates the output signal pCLK by controlling the PMOS transistors P 1 and P 2 in response to the first feedback signal fbCLK which is transmitted through an inverter INV 1 and by controlling the NMOS transistors N 1 and N 2 in response to an output signal of the initial variable delay model circuit 131 that is generated based on the input signal iCLK. Due to the first inverter chain INVC 1 , signals transmitted to the PMOS transistors P 1 and P 2 have phases different from each other.
- the PMOS transistor P 1 stays turned on and the PMOS transistor P 2 stays turned off.
- the PMOS transistor P 2 turns on and, after a first period of time, the PMOS transistor P 1 turns off. Due to a delay in the first inverter chain INVC 1 , the first period of time exists where both of the PMOS transistors P 1 and P 2 stay turned on. In this first period of time, a signal LIN is driven to a level ‘high’ and this information is stored in the latch 133 .
- Similar operation is performed with respect to the input signal iCLK. Specifically, shortly after a rising edge of the input signal iCLK is inputted and propagates through the initial variable delay line 131 , a delay amount of the second inverter chain INVC 2 results in a second period of time where both of the NMOS transistors N 1 and N 2 stay turned on at the same time. In this second period of time, the signal LIN is driven to a level ‘low’ and this information is stored in the latch 133 .
- the initial variable delay model circuit 131 delays the input signal iCLK by the initial delay tD 0 of the variable delay line circuit 110 and then generates a delayed signal that is provided to the second inverter chain INVC 2 and a gate of the NMOS transistor N 1 .
- the output signal pCLK generated during the tracking operation operates as described above in reference to FIG. 3 .
- the output signal pCLK is a pulse signal that includes a rising edge at a rising edge of the first feedback signal fbCLK and a falling edge at a point of time which is delayed by the initial delay tD 0 from a rising edge of the input signal iCLK, as shown in FIG. 3 .
- the first phase comparator circuit 120 shown in FIG. 2 activates the selection signal SEL so that the pulse selection circuit 150 selects the pulse signal pCLK, which is generated by the pulse generator circuit 130 , as the pulse signal mCLK.
- the first phase comparator circuit 120 inactivates the selection signal SEL so that the pulse selection circuit 150 selects a second feedback signal fCLK which is a feedback signal from the pulse retainer circuit 140 .
- the first phase comparator circuit 120 activates the selection signal SEL so that the pulse selection circuit 150 selects the input signal iCLK, which is transmitted through the pulse generator circuit 130 due to the control signal MOD being set to 0 when the tracking operation completes, and thus provides the selected signal iCLK to the variable delay line circuit 110 as the pulse signal mCLK.
- the first phase comparator circuit 120 may output a first delay control signal CCode and a second delay control signal FCode to control the variable delay line circuit 110 .
- the first delay control signal CCode adjusts a delay amount of the variable delay line circuit 110 in a relatively large magnitude.
- the second delay control signal FCode adjusts the delay amount of the variable delay line circuit 110 in a relatively small magnitude.
- the first phase comparator circuit 120 may adjust the delay amount of the variable delay line circuit 110 in response to the first delay control signal CCode and then further adjusts the delay amount of the variable delay line circuit 110 more precisely in response to the second delay control signal FCode.
- the second phase comparator circuit 13 may adjust the delay of the variable delay line circuit 110 precisely.
- the delay control selection circuit 151 may select as the second delay control signal FCode in response to the control signal MOD one of the following signals: the signal from the first phase comparator circuit 120 and the signal from the second phase comparator circuit 13 .
- the pulse retainer circuit 140 generates the second feedback signal fCLK by feeding back the output signal rCLK of the variable delay line circuit 110 .
- the variable delay line circuit 110 receives the pulse signal mCLK generated using the pulse retainer circuit 140 and generates the output signal rCLK.
- the pulse retainer circuit 140 delays the output signal rCLK by a given time period (i.e. a delay tPR) and generates the delayed signal as the second feedback signal fCLK. It is desirable that the delayed time period (i.e.
- the delay tPR is the same as or longer than the sum of the time period necessary for the first phase comparator circuit 120 to update the delay control signals CCode and FCode and the time period necessary to update the delay amount of the variable delay line circuit 110 in response to the updated delay control signals CCode and FCode.
- the delayed time period of the pulse retainer circuit 140 is significantly shorter than the delay amount tM of the delay model circuit 12 .
- the time consumed for the tracking operation may be reduced to be less than that of a conventional device.
- FIG. 6 is a waveform diagram for illustrating an operation of the delay locked loop 100 shown in FIG. 2 .
- the pulse signal mCLK includes a rising edge synchronized with a rising edge of the first feedback signal fbCLK and a falling edge synchronized with the point of time delayed by the initial delay tD 0 from a rising edge of the input signal iCLK.
- the selection signal SEL controlling the pulse selection circuit 150 is set to ‘1’.
- the pulse signal pCLK output from the pulse generator circuit 130 is provided as the pulse signal mCLK.
- the first phase comparator circuit 120 initializes the first delay control signal CCode to ‘10000’.
- the variable delay line circuit 110 determines a delay amount n using the code value ‘10000’.
- the pulse signal mCLK is delayed by the delay amount n and generated as the output signal rCLK.
- the first phase comparator circuit 120 examines a level of the pulse signal mCLK at a rising edge of the output signal rCLK to set a new code value of the first delay control signal CCode.
- the first delay control signal CCode is determined sequentially from a top bit based on a binary system, that is, from a fourth bit CCode[ 4 ] to a zero-th bit CCode[ 0 ].
- a configuration of the variable delay line circuit 110 is not limited thereto and can be modified.
- the process of determining the delay control signal FCode is not limited thereto and can be modified in various manners.
- the pulse signal mCLK of the first phase comparator circuit 120 has a value ‘1’ at a first rising edge 602 of the output signal rCLK.
- This value ‘1’ is set as the fourth bit of the first delay control signal CCode[ 4 ] to increase the delay amount of the variable delay line circuit 110 .
- the previous value ‘1’ of the fourth bit of the first delay control signal CCode[ 4 ] shifts to the third bit CCode[ 3 ].
- the first delay control signal CCode is updated with ‘11000’ and the delay amount of the variable delay line circuit 110 is adjusted based on this updated value ‘11000’.
- the pulse signal mCLK is generated from the second feedback signal fCLK which is transmitted through the pulse retainer circuit 140 , rather than being generated from the signal transmitted through the pulse generator circuit 130 .
- the selection signal SEL controlling the pulse selection circuit 150 is set to ‘0’.
- the pulse retainer circuit 140 generates a delayed version of the output signal rCLK as the second feedback signal fCLK.
- the delay amount tPR of the pulse retainer circuit 140 is the same as or more than the sum of a signal processing time tSP, which is necessary for the first phase comparator circuit 120 to update the first delay control signal CCode, and a time tCA, which is necessary for the delay amount of the variable delay line circuit 110 to be adjusted based on the updated first delay control signal CCode.
- variable delay line circuit 110 delays the pulse signal mCLK for a time period t 2 determined based on the updated first delay control signal CCode ‘11000’ to generate the output signal rCLK.
- the pulse retainer circuit 140 delays the output signal rCLK for a time period tPR to generate the second feedback signal fCLK.
- the second feedback signal fCLK is provided as a new pulse signal mCLK.
- the first phase comparator circuit 120 sets the third bit of the first delay control signal CCode[ 3 ] to ‘1’ because the pulse signal mCLK has a value ‘1’ at a second rising edge 604 of the output signal rCLK. Ahead of setting the third bit of the first delay control signal CCode[ 3 ] to ‘1’, the previous value ‘1’ of the third bit of the first delay control signal CCode[ 3 ] shifts to the second bit CCode[ 2 ]. As a result, at time t 614 the first delay control signal CCode is updated as ‘11100’. The delay amount of the variable delay line circuit 110 is adjusted accordingly. The variable delay line circuit 110 delays the pulse signal mCLK for a time period t 3 determined based on the updated first delay control signal CCode ‘11100’ to generate the output signal rCLK.
- the pulse retainer circuit 140 delays the output signal rCLK for the time period tPR to generate the second feedback signal fCLK.
- the second feedback signal fCLK is provided as an updated pulse signal mCLK.
- the first phase comparator circuit 120 examines a level of the updated pulse signal mCLK and sets the second bit of the first delay control signal CCode[ 2 ] to ‘0’ because the pulse signal mCLK has the level ‘low’ at a third rising edge 606 of the output signal rCLK. Before this setting the second bit of the first delay control signal CCode[ 2 ] to ‘0’, the previous value ‘1’ of the second bit of the first delay control signal CCode[ 2 ] shifts to the first bit.
- the first delay control signal CCode is updated as ‘11010’.
- the delay amount of the variable delay line circuit 110 is adjusted accordingly.
- the second delay control signal FCode may be determined.
- the first phase comparator circuit 120 may perform the tracking operation by sequentially increasing the second delay control signal FCode which has a minimum value as an initial value or by sequentially decreasing the second delay control signal FCode which has a maximum value as an initial value. Whether or not to increase or decrease the second delay control signal FCode may be determined depending on the level of the pulse signal mCLK at a rising edge of the output signal rCLK.
- a tracking operation is controlled using a feedback loop transmitted through the pulse retainer circuit 140 which has a relatively short delay when compared to the delay of the delay model circuit 12 .
- the tracking operation according to the embodiment can be performed in a shorter time period.
- FIG. 7 is a block diagram of the variable delay line circuit shown in FIG. 2 .
- the variable delay line circuit 110 includes a first variable delay line circuit 111 and a second variable delay line circuit 112 .
- the first variable delay line circuit 111 adjusts the delay amount by a relatively large magnitude in response to the first delay control signal CCode.
- the second variable delay line circuit 112 adjusts the delay amount by a relatively small magnitude in response to the second delay control signal FCode.
- FIG. 8 is a block diagram of the first variable delay line circuit 111 .
- the first variable delay line unit 111 includes a plurality of unit delay nodes 111 - 1 - 0 through 111 - 1 -( n ⁇ 1) and a plurality of latches 111 - 2 - 0 through 111 - 2 -( n ⁇ 1).
- Each of the unit delay nodes 111 - 1 - k may propagate a signal tin[k ⁇ 1], which is transmitted from a preceding node, to a next unit delay node 111 - 1 -( k +1) as a signal tin[k] using a first AND gate AND 1 in response to a control signal S[k].
- each of the unit delay nodes 111 - 1 - k may propagate an output OUT[k+1], which comes back from the next unit delay node 111 - 1 -( k +1), as an output OUT[k] using an OR gate OR 1 .
- Each of the unit delay nodes 111 - 1 - k also may propagate the signal tin[k ⁇ 1] transmitted from the preceding node as the output OUT[k] using the OR gate OR 1 and a second AND gate AND 2 in response to a control signal /S[k].
- the unit delay nodes 111 - 1 - k propagates the signal tin[k ⁇ 1] to the signal tin[k] and propagates the output Out[k+1] to the output Out[k]
- the unit delay nodes 111 - 1 - k propagates the signal tin[k ⁇ 1] signal to the output Out[k].
- the delay amount of the variable delay line circuit 110 may be determined by the unit delay nodes 111 - 1 including the 0 th unit delay node 111 - 1 - 0 through the k th unit delay node 111 - 1 - k.
- the latches 111 - 2 - 0 through 111 - 2 -( n ⁇ 1) correspond to the unit delay nodes 111 - 1 - 0 through 111 - 1 -( n ⁇ 1), respectively. That is, each of the latches 111 - 2 - k generates the control signals S[k] and /S[k] in response to a k th bit value of the first delay control signal CCode and the output OUT[k] of the corresponding unit delay node 111 - 1 - k .
- the latch 111 - 2 - k sets the k th bit value of the first delay control signal CCode as the control signal S[k].
- the control signal S[k] is updated only after an input signal ‘in’ passes through every single unit delay nodes 111 - 1 - k which are included in the first variable delay line circuit 111 . Thus, a glitch can be minimized.
- FIG. 9 is a block diagram of the second variable delay line circuit 112 shown in FIG. 7 .
- the second variable delay line circuit 112 includes two inverters INV 1 and INV 2 and a plurality of adjustment circuits 112 - 1 which are connected in parallel to each other between the two inverters INV 1 and INV 2 .
- Each of the plurality of adjustment circuits 112 - 1 includes a first MOS capacitor 112 - 1 - 1 , a first transmission gate 112 - 1 - 2 , a second transmission gate 112 - 1 - 3 , and a second MOS capacitor 112 - 1 - 4 , which are coupled in series between a power supply voltage terminal and a ground voltage terminal.
- a coupling node of the first and second transmission gates 112 - 1 - 2 and 112 - 1 - 3 of each of the plurality of adjustment circuits 112 - 1 is connected to an output node of the first inverter INV 1 and an input node of the second inverter INV 2 .
- the first and second transmission gates 112 - 1 - 2 and 112 - 1 - 3 of the plurality of adjustment circuits 112 - 1 are controlled by the second delay control signal FCode.
- Each of the plurality of adjustment circuits 112 - 1 adjusts capacitance according to a bit value of the second delay control signal FCode.
- a capacitance value between the two inverters INV 1 and INV 2 increases as well.
- a delay amount of the second variable delay line circuit 112 increases.
- FIG. 10 is a flow chart illustrating a tracking operation performed by the delay locked loop shown in FIG. 2 .
- an index m is initialized to 4
- the first delay control signal CCode is set to 10000′
- the second delay control signal FCode is initialized to 00000′.
- the index m denotes a bit number of the first delay control signal CCode.
- step S 210 it is determined whether the tracking operation completes. When the tracking operation completes, the operation ends. Otherwise, at step S 220 it is examined whether the index m has a same value as or a value less than ‘0’. When the index m has the value ‘0’ or less, the step S 310 is performed to determine the second delay control signal FCode. Otherwise, at step S 230 an m th bit value of the first delay control signal CCode replaces an m ⁇ 1 th bit value. Then, at step S 240 the m th bit value of the first delay control signal CCode is determined based on a value of the pulse signal mCLK at a rising edge of the output signal rCLK. Then, at step S 250 the index m decreases by 1, and the operation goes back to the step S 210 to repeat the subsequent steps.
- step S 310 it is determined whether the second delay control signal FCode has the maximum value or above. When the second delay control signal FCode is less than the maximum value, at step S 320 the second delay control signal FCode is increased by 1. Then, at step S 330 it is examined whether the tracking operation completes. When the tracking operation completes, the operation ends. Otherwise, the step S 310 and its subsequent steps are repeated.
- the method of determining the first delay control signal CCode and the second delay control signal FCode can be modified in various manners.
- FIG. 11 is a block diagram showing a delay locked loop 100 ′ according to another embodiment.
- the delay locked loop 100 ′ shown in FIG. 11 operates in the same manner as the delay locked loop 100 shown in FIG. 2 in a tracking operation mode and in a normal operation mode.
- the delay locked loop 100 ′ shown in FIG. 11 may additionally perform a duty ratio control operation to control a duty ratio of the output signal rCLK.
- the duty ratio control operation may be performed before the tracking operation.
- a transmission gate 170 and an edge combiner circuit 180 may be added.
- the transmission gate 170 selectively transmits the second feedback signal fCLK or an output signal dCLK of the variable delay line circuit 110 according to a control signal MOD 2 .
- the edge combiner circuit 180 may combine an output of the transmission gate 170 and the output signal dCLK of the variable delay line circuit 110 to generate the output signal rCLK.
- the TM gate 170 transmits the second feedback signal fCLK according to the control signal MOD 2 .
- the 3rd phase comparator circuit 160 controls amount of delay at the pulse retainer 140 during the duty ratio control operation. After the duty ratio control operation has finished, the TM gate 170 transmits the output signal dCLK of the variable delay line 110 according to the control signal MOD 2 .
- the edge combiner circuit 180 is configured to form a rising edge of the output signal rCLK on a rising edge of the output signal dCLK of the variable delay line circuit 110 and configured to form a falling edge of the output signal rCLK on a rising edge of the second feedback signal fCLK which is transmitted through the transmission gate 170 .
- the delay locked loop 100 ′ may further include a third phase comparator circuit 160 .
- the third phase comparator circuit 160 may adjust the delay amount of the pulse retainer circuit 140 so that the second feedback signal fCLK and the output signal rCLK have the same phase.
- the delay amount tPR of the pulse retainer circuit 140 is a sum or more of the time period tSP necessary for the first phase comparator circuit 110 to update the delay control signals CCode and FCode and the time period tCA necessary to adjust the delay amount of the variable delay line circuit 110 in response to the updated delay control signals CCode and FCode.
Landscapes
- Pulse Circuits (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
Description
- The present application claims priority under 35 U.S.C. §119(a) to Korean application number 10-2014-0029623, filed on Mar. 13, 2014, in the Korean Intellectual Property Office, which is herein incorporated by reference in its entirety.
- 1. Technical Field
- Various embodiments generally relate to a delay locked loop, and more particularly, to a delay locked loop with a shorter tracking time.
- 2. Related Art
-
FIG. 1 is a block diagram showing a conventional delay locked loop (DLL). The conventional delay lockedloop 10 includes a variabledelay line circuit 11 for adjusting a delay time of an input signal iCLK in response to a control signal code and generating an output signal rCLK, adelay model circuit 12 for delaying the output signal rCLK and outputting a feedback signal fbCLK, and aphase comparator circuit 13 for generating the control signal code based on a phase difference between the feedback signal fbCLK from thedelay model circuit 12 and the input signal iCLK. - The conventional delay locked
loop 10 executes a tracking operation to determine a delay amount of the variabledelay line circuit 11 by initially performing several feedback operations. In the conventional delay lockedloop 10, the signal rCLK outputted from the variabledelay line circuit 11 is delayed by a given time, which is determined by thedelay model circuit 12, before being transmitted to thephase comparator circuit 13. Several feedback operations are performed to complete the tracking operation, and the delay of thedelay model circuit 12 accumulates as the several feedback operations are performed. As a result, the tracking time increases. - Various embodiments are directed to providing a delay locked loop capable of performing a tracking operation in less time.
- A delay locked loop according to an embodiment locks delays between an input signal and an output signal and includes a variable delay line circuit suitable for delaying the input signal to generate the output signal, a delay model circuit suitable for delaying the output signal to generate a first feedback signal, a first phase comparator circuit suitable for controlling a delay of the variable delay line circuit depending on a phase difference between the input signal and the first feedback signal, a pulse generation circuit suitable for generating a pulse signal in response to the input signal and the first feedback signal during tracking operation, a pulse retainer circuit suitable for delaying the output signal of the variable delay line circuit to generate a second feedback signal during the tracking operation, a pulse selection circuit suitable for selecting the pulse signal generated by the pulse generation circuit or the second feedback signal to provide the selected signal to the variable delay line circuit as the input signal during the tracking operation, and a second phase comparator circuit suitable for generating a delay control signal to control a delay of the variable delay line circuit depending on a phase difference between the signal selected by the pulse selection circuit and the output signal during the tracking operation.
- In a delay locked loop according to an embodiment, a pulse width of the pulse signal is a sum of (i) the phase difference between the first feedback signal and the input signal and (ii) an initial delay of the variable delay line circuit.
- In a delay locked loop according to an embodiment, the pulse generation circuit forms a rising edge of the pulse signal on a rising edge of the first feedback signal and forms a falling edge of the pulse signal on a point which is delayed by the initial delay of the variable delay line circuit from a falling edge of the input signal.
- In a delay locked loop according to an embodiment, the pulse selection circuit selects an output of the pulse generation circuit shortly after the pulse signal is generated by the pulse generation circuit, and the pulse selection circuit selects the second pulse signal when the pulse signal is subject to feedback as the second feedback signal.
- In a delay locked loop according to an embodiment, the second phase comparator completes the tracking operation when a falling edge of the input signal of the variable delay line circuit is aligned to a rising edge of the output signal.
- A delay locked loop according to an embodiment may further includes a duty ratio control circuit suitable for controlling a duty ratio of a signal generated by the variable delay line circuit to provide the controlled signal as the output signal.
- In an embodiment, the duty ratio control circuit may include an edge combiner circuit suitable for combining an output of the pulse retainer circuit and the output of the variable delay line circuit to generate the output signal, and a third phase comparator circuit suitable for controlling a delay of the pulse retainer circuit depending on a phase difference between the output signal and second feedback signal.
- A delay locked loop according to an embodiment can shorten the time necessary for tracking operation.
-
FIG. 1 is a block diagram showing a conventional delay locked loop. -
FIG. 2 is a block diagram showing a delay locked loop according to an embodiment. -
FIG. 3 is a waveform diagram illustrating an operation of a pulse generation circuit shown inFIG. 2 . -
FIG. 4 is a waveform diagram illustrating a tracking operation by the delay locked loop shown inFIG. 2 . -
FIG. 5 is a block diagram showing the pulse generation circuit shown inFIG. 2 . -
FIG. 6 is a waveform diagram for illustrating an operation of the delay locked loop shown inFIG. 2 . -
FIGS. 7 , 8, and 9 are block diagrams for illustrating the structure of a variable delay line circuit included in the delay locked loop shown inFIG. 2 . -
FIG. 10 is a flow chart illustrating a tracking operation of the delay locked loop shown inFIG. 2 . -
FIG. 11 is a block diagram showing a delay locked loop according to another embodiment. -
FIG. 12 is a waveform diagram illustrating an operation of a third phase comparator circuit shown inFIG. 11 . - Hereinafter, a delay locked loop according to an embodiment will be described below with reference to the accompanying drawings. The same reference numerals denote the same or the like features.
-
FIG. 2 is a block diagram showing a delay locked loop (DLL) according to an embodiment. The delay lockedloop 100 includes a variabledelay line circuit 110, a firstphase comparator circuit 120, apulse generator circuit 130, apulse retainer circuit 140, apulse selection circuit 150, a delay controlsignal selection circuit 151, adelay model circuit 12, and a secondphase comparator circuit 13. - The
delay model circuit 12, the secondphase comparator circuit 13, and the variabledelay line circuit 110 operate in such a manner similar to those included in the conventional delay locked loop shown inFIG. 1 . Thepulse generator circuit 130 generates a pulse signal pCLK in response to an input signal iCLK and a first feedback signal fbCLK. Thepulse generator circuit 130 generates a pulse signal mCLK at an initial stage of a tracking operation. That is, at the initial stage of the tracking operation to determine a delay amount of the variabledelay line circuit 110, the pulse signal pCLK output from thepulse generator circuit 130 is selected by a selection signal SEL and provided as the pulse signal mCLK. - Referring to
FIG. 3 , how the pulse signal mCLK at the initial stage of the tracking operation is generated from thepulse generator unit 130 will be described below. On the outset of operation of the delay lockedloop 100, the output signal rCLK is generated after the input signal iCLK passes through the variabledelay line circuit 110. The first feedback signal fbCLK is generated after the output signal rCKL passes through thedelay model circuit 12, which has a modeled delay tM. - The tracking operation determines the delay amount of the variable
delay line circuit 110, adjusting the delay amount so that a phase difference tC between the input signal iCLK and the first feedback signal fbCLK becomes zero ‘0’. - Referring to
FIG. 3 , a phase difference tM between the output signal rCLK and the first feedback signal fbCLK is fixed according to thedelay model circuit 12. Thus, the phase difference tC between the input signal iCLK and the first feedback signal fbCLK can be made zero (0) by further increasing the delay amount of the variabledelay line circuit 110 by the phase difference tC from an initial delay amount tD0 of the variabledelay line circuit 110. - At the outset of the tracking operation, the
pulse generator circuit 130 generates the pulse signal mCLK. The pulse signal mCLK includes a rising edge at a rising edge of the first feedback signal fbCLK. The pulse signal mCLK includes a falling edge at the point of time which is delayed by an amount equal to the initial delay tD0 from a rising edge of the input signal iCLK. When the tracking operation has completed, a pulse width of the pulse signal mCLK is the same as a delay amount of the variabledelay line circuit 110. - In a subsequent stage of the tracking operation, the pulse signal mCLK passes through the variable
delay line circuit 110 and generates the output signal rCLK. Thus, according to an embodiment, as shown inFIG. 4 , whether the tracking operation has completed, i.e., whether theDLL 100 is locked, can be determined by examining whether a falling edge of the pulse signal mCLK and a rising edge of the output signal rCLK coincide with each other. The firstphase comparator circuit 120 compares the falling edge of the pulse signal mCLK and the rising edge of the output signal rCLK. If the rising edge of the output signal rCLK occurs before the falling edge of the pulse signal mCLK, the firstphase comparator circuit 120 increases a value of a delay control signal provided to the variabledelay line circuit 110 to thereby increase the delay amount of the variabledelay line circuit 110. In the opposite case, i.e., if the rising edge of the output signal rCLK occurs after the falling edge of the pulse signal mCLK, the firstphase comparator circuit 120 decreases the value of the delay control signal to reduce the delay amount of the variabledelay line circuit 110. -
FIG. 5 is a block diagram of thepulse generator circuit 130 shown inFIG. 2 according to an embodiment. Thepulse generator circuit 130 includes an initial variable delayline model circuit 131 receiving the input signal iCLK, adriving circuit 134, alatch 133, and aselection circuit 132 outputting an output signal pCLK, which are coupled in series. - The first
phase comparator circuit 120 sets a control signal MOD to ‘1’ during the tracking operation, and sets the control signal MOD to ‘0’ when the tracking operation completes. The control signal MOD is provided to the delay controlsignal selection circuit 151 shown inFIG. 2 and theselection circuit 132 of thepulse generator circuit 130. Thus, when the tracking operation completes, theselection circuit 132 selects and outputs the input signal iCLK as the output signal pCLK. - The
driving circuit 134 includes first and second inverter chains INVC1 and INVC2, PMOS transistors P1 and P2 and NMOS transistors N1 and N2. The first inverter chain INVC1 is coupled to the first feedback signal fbCLK, and the second inverter chain INVC2 is coupled to the input signal iCLK through the initial variable delayline model circuit 131. Each of the first and second inverter chains INVC1 and INVC2 includes an odd number of inverters. The PMOS transistors P1 and P2 and the NMOS transistors N1 and N2 are coupled in series and disposed between a power supply voltage terminal and a ground voltage terminal. - During the tracking operation, the
pulse generator circuit 130 generates the output signal pCLK by controlling the PMOS transistors P1 and P2 in response to the first feedback signal fbCLK which is transmitted through aninverter INV 1 and by controlling the NMOS transistors N1 and N2 in response to an output signal of the initial variabledelay model circuit 131 that is generated based on the input signal iCLK. Due to the first inverter chain INVC1, signals transmitted to the PMOS transistors P1 and P2 have phases different from each other. For example, in a period of time before a rising edge of the first feedback signal fbCLK is transmitted, i.e., while the first feedback signal fbCLK is at a level ‘low’, the PMOS transistor P1 stays turned on and the PMOS transistor P2 stays turned off. Once the rising edge of the first feedback signal fbCLK is inputted, the PMOS transistor P2 turns on and, after a first period of time, the PMOS transistor P1 turns off. Due to a delay in the first inverter chain INVC1, the first period of time exists where both of the PMOS transistors P1 and P2 stay turned on. In this first period of time, a signal LIN is driven to a level ‘high’ and this information is stored in thelatch 133. - Similar operation is performed with respect to the input signal iCLK. Specifically, shortly after a rising edge of the input signal iCLK is inputted and propagates through the initial
variable delay line 131, a delay amount of the second inverter chain INVC2 results in a second period of time where both of the NMOS transistors N1 and N2 stay turned on at the same time. In this second period of time, the signal LIN is driven to a level ‘low’ and this information is stored in thelatch 133. The initial variabledelay model circuit 131 delays the input signal iCLK by the initial delay tD0 of the variabledelay line circuit 110 and then generates a delayed signal that is provided to the second inverter chain INVC2 and a gate of the NMOS transistor N1. The output signal pCLK generated during the tracking operation operates as described above in reference toFIG. 3 . Specifically, the output signal pCLK is a pulse signal that includes a rising edge at a rising edge of the first feedback signal fbCLK and a falling edge at a point of time which is delayed by the initial delay tD0 from a rising edge of the input signal iCLK, as shown inFIG. 3 . - In the initial stage of the tracking operation, the first
phase comparator circuit 120 shown inFIG. 2 activates the selection signal SEL so that thepulse selection circuit 150 selects the pulse signal pCLK, which is generated by thepulse generator circuit 130, as the pulse signal mCLK. In a subsequent stage of the tracking operation, the firstphase comparator circuit 120 inactivates the selection signal SEL so that thepulse selection circuit 150 selects a second feedback signal fCLK which is a feedback signal from thepulse retainer circuit 140. - When the tracking operation completes, the first
phase comparator circuit 120 activates the selection signal SEL so that thepulse selection circuit 150 selects the input signal iCLK, which is transmitted through thepulse generator circuit 130 due to the control signal MOD being set to 0 when the tracking operation completes, and thus provides the selected signal iCLK to the variabledelay line circuit 110 as the pulse signal mCLK. - The first
phase comparator circuit 120 may output a first delay control signal CCode and a second delay control signal FCode to control the variabledelay line circuit 110. The first delay control signal CCode adjusts a delay amount of the variabledelay line circuit 110 in a relatively large magnitude. The second delay control signal FCode adjusts the delay amount of the variabledelay line circuit 110 in a relatively small magnitude. Thus, the firstphase comparator circuit 120 may adjust the delay amount of the variabledelay line circuit 110 in response to the first delay control signal CCode and then further adjusts the delay amount of the variabledelay line circuit 110 more precisely in response to the second delay control signal FCode. When the tracking operation completes, the secondphase comparator circuit 13 may adjust the delay of the variabledelay line circuit 110 precisely. Thus, the delaycontrol selection circuit 151 may select as the second delay control signal FCode in response to the control signal MOD one of the following signals: the signal from the firstphase comparator circuit 120 and the signal from the secondphase comparator circuit 13. - The
pulse retainer circuit 140 generates the second feedback signal fCLK by feeding back the output signal rCLK of the variabledelay line circuit 110. During the remaining stages of the tracking operation after the initial stage, since thepulse selection circuit 150 selects the second feedback signal fCLK as the pulse signal mCLK, the variabledelay line circuit 110 receives the pulse signal mCLK generated using thepulse retainer circuit 140 and generates the output signal rCLK. Thepulse retainer circuit 140 delays the output signal rCLK by a given time period (i.e. a delay tPR) and generates the delayed signal as the second feedback signal fCLK. It is desirable that the delayed time period (i.e. the delay tPR) is the same as or longer than the sum of the time period necessary for the firstphase comparator circuit 120 to update the delay control signals CCode and FCode and the time period necessary to update the delay amount of the variabledelay line circuit 110 in response to the updated delay control signals CCode and FCode. - The delayed time period of the
pulse retainer circuit 140 is significantly shorter than the delay amount tM of thedelay model circuit 12. Thus, the time consumed for the tracking operation may be reduced to be less than that of a conventional device. -
FIG. 6 is a waveform diagram for illustrating an operation of the delay lockedloop 100 shown inFIG. 2 . In an initial stage of a tracking operation, the pulse signal mCLK includes a rising edge synchronized with a rising edge of the first feedback signal fbCLK and a falling edge synchronized with the point of time delayed by the initial delay tD0 from a rising edge of the input signal iCLK. During the initial stage of the tracking operation, the selection signal SEL controlling thepulse selection circuit 150 is set to ‘1’. Thus, the pulse signal pCLK output from thepulse generator circuit 130 is provided as the pulse signal mCLK. - According to an embodiment, in the initial stage of the tracking operation, the first
phase comparator circuit 120 initializes the first delay control signal CCode to ‘10000’. The variabledelay line circuit 110 determines a delay amount n using the code value ‘10000’. The pulse signal mCLK is delayed by the delay amount n and generated as the output signal rCLK. At this time, the firstphase comparator circuit 120 examines a level of the pulse signal mCLK at a rising edge of the output signal rCLK to set a new code value of the first delay control signal CCode. - In
FIG. 6 , the first delay control signal CCode is determined sequentially from a top bit based on a binary system, that is, from a fourth bit CCode[4] to a zero-th bit CCode[0]. However, a configuration of the variabledelay line circuit 110 is not limited thereto and can be modified. Likewise, the process of determining the delay control signal FCode is not limited thereto and can be modified in various manners. - As shown in
FIG. 6 , the pulse signal mCLK of the firstphase comparator circuit 120 has a value ‘1’ at a first risingedge 602 of the output signal rCLK. This value ‘1’ is set as the fourth bit of the first delay control signal CCode[4] to increase the delay amount of the variabledelay line circuit 110. Before the fourth bit of the first delay control signal CCode[4] is set to the value ‘1’, the previous value ‘1’ of the fourth bit of the first delay control signal CCode[4] shifts to the third bit CCode[3]. As a result, at time t612 the first delay control signal CCode is updated with ‘11000’ and the delay amount of the variabledelay line circuit 110 is adjusted based on this updated value ‘11000’. - In a subsequent stage of the tracking operation, the pulse signal mCLK is generated from the second feedback signal fCLK which is transmitted through the
pulse retainer circuit 140, rather than being generated from the signal transmitted through thepulse generator circuit 130. For this stage of the tracking operation, the selection signal SEL controlling thepulse selection circuit 150 is set to ‘0’. Thepulse retainer circuit 140 generates a delayed version of the output signal rCLK as the second feedback signal fCLK. It is desirable that the delay amount tPR of thepulse retainer circuit 140 is the same as or more than the sum of a signal processing time tSP, which is necessary for the firstphase comparator circuit 120 to update the first delay control signal CCode, and a time tCA, which is necessary for the delay amount of the variabledelay line circuit 110 to be adjusted based on the updated first delay control signal CCode. - Subsequent stages of the tracking operation are performed in substantially the same manner described above. The variable
delay line circuit 110 delays the pulse signal mCLK for a time period t2 determined based on the updated first delay control signal CCode ‘11000’ to generate the output signal rCLK. Thepulse retainer circuit 140 delays the output signal rCLK for a time period tPR to generate the second feedback signal fCLK. The second feedback signal fCLK is provided as a new pulse signal mCLK. - Subsequently, the first
phase comparator circuit 120 sets the third bit of the first delay control signal CCode[3] to ‘1’ because the pulse signal mCLK has a value ‘1’ at a second risingedge 604 of the output signal rCLK. Ahead of setting the third bit of the first delay control signal CCode[3] to ‘1’, the previous value ‘1’ of the third bit of the first delay control signal CCode[3] shifts to the second bit CCode[2]. As a result, at time t614 the first delay control signal CCode is updated as ‘11100’. The delay amount of the variabledelay line circuit 110 is adjusted accordingly. The variabledelay line circuit 110 delays the pulse signal mCLK for a time period t3 determined based on the updated first delay control signal CCode ‘11100’ to generate the output signal rCLK. - After that, the
pulse retainer circuit 140 delays the output signal rCLK for the time period tPR to generate the second feedback signal fCLK. The second feedback signal fCLK is provided as an updated pulse signal mCLK. At this time, the firstphase comparator circuit 120 examines a level of the updated pulse signal mCLK and sets the second bit of the first delay control signal CCode[2] to ‘0’ because the pulse signal mCLK has the level ‘low’ at a third risingedge 606 of the output signal rCLK. Before this setting the second bit of the first delay control signal CCode[2] to ‘0’, the previous value ‘1’ of the second bit of the first delay control signal CCode[2] shifts to the first bit. As a result, at time t616 the first delay control signal CCode is updated as ‘11010’. The delay amount of the variabledelay line circuit 110 is adjusted accordingly. After the first delay control signal CCode is determined in this manner, the second delay control signal FCode may be determined. - The first
phase comparator circuit 120 may perform the tracking operation by sequentially increasing the second delay control signal FCode which has a minimum value as an initial value or by sequentially decreasing the second delay control signal FCode which has a maximum value as an initial value. Whether or not to increase or decrease the second delay control signal FCode may be determined depending on the level of the pulse signal mCLK at a rising edge of the output signal rCLK. - According to an embodiment, a tracking operation is controlled using a feedback loop transmitted through the
pulse retainer circuit 140 which has a relatively short delay when compared to the delay of thedelay model circuit 12. Thus, compared with a conventional DLL, the tracking operation according to the embodiment can be performed in a shorter time period. -
FIG. 7 is a block diagram of the variable delay line circuit shown inFIG. 2 . The variabledelay line circuit 110 includes a first variabledelay line circuit 111 and a second variabledelay line circuit 112. The first variabledelay line circuit 111 adjusts the delay amount by a relatively large magnitude in response to the first delay control signal CCode. The second variabledelay line circuit 112 adjusts the delay amount by a relatively small magnitude in response to the second delay control signal FCode. -
FIG. 8 is a block diagram of the first variabledelay line circuit 111. The first variabledelay line unit 111 includes a plurality of unit delay nodes 111-1-0 through 111-1-(n−1) and a plurality of latches 111-2-0 through 111-2-(n−1). Each of the unit delay nodes 111-1-k may propagate a signal tin[k−1], which is transmitted from a preceding node, to a next unit delay node 111-1-(k+1) as a signal tin[k] using a first AND gate AND1 in response to a control signal S[k]. In addition, each of the unit delay nodes 111-1-k may propagate an output OUT[k+1], which comes back from the next unit delay node 111-1-(k+1), as an output OUT[k] using an OR gate OR1. Each of the unit delay nodes 111-1-k also may propagate the signal tin[k−1] transmitted from the preceding node as the output OUT[k] using the OR gate OR1 and a second AND gate AND2 in response to a control signal /S[k]. Thus, when the control signal S[k]=1 and the control signal /S[k]=0, the unit delay nodes 111-1-k propagates the signal tin[k−1] to the signal tin[k] and propagates the output Out[k+1] to the output Out[k], and when the control signal S[k]=0 and the control signal /S[k]=1, the unit delay nodes 111-1-k propagates the signal tin[k−1] signal to the output Out[k]. For example, under the condition that the control signal S[0]=1, . . . , S[k−1]=1, and S[k]=0, it is established that the output OUT [k+1]= . . . =Out[n]=0. Thus, the delay amount of the variabledelay line circuit 110 may be determined by the unit delay nodes 111-1 including the 0th unit delay node 111-1-0 through the kth unit delay node 111-1-k. - The latches 111-2-0 through 111-2-(n−1) correspond to the unit delay nodes 111-1-0 through 111-1-(n−1), respectively. That is, each of the latches 111-2-k generates the control signals S[k] and /S[k] in response to a kth bit value of the first delay control signal CCode and the output OUT[k] of the corresponding unit delay node 111-1-k. When the output OUT[k] of the unit delay node 111-1-k has a value ‘low’, the latch 111-2-k sets the kth bit value of the first delay control signal CCode as the control signal S[k]. Under this configuration, the control signal S[k] is updated only after an input signal ‘in’ passes through every single unit delay nodes 111-1-k which are included in the first variable
delay line circuit 111. Thus, a glitch can be minimized. -
FIG. 9 is a block diagram of the second variabledelay line circuit 112 shown inFIG. 7 . The second variabledelay line circuit 112 includes two inverters INV1 and INV2 and a plurality of adjustment circuits 112-1 which are connected in parallel to each other between the two inverters INV1 and INV2. - Each of the plurality of adjustment circuits 112-1 includes a first MOS capacitor 112-1-1, a first transmission gate 112-1-2, a second transmission gate 112-1-3, and a second MOS capacitor 112-1-4, which are coupled in series between a power supply voltage terminal and a ground voltage terminal. A coupling node of the first and second transmission gates 112-1-2 and 112-1-3 of each of the plurality of adjustment circuits 112-1 is connected to an output node of the first inverter INV1 and an input node of the second inverter INV2. The first and second transmission gates 112-1-2 and 112-1-3 of the plurality of adjustment circuits 112-1 are controlled by the second delay control signal FCode.
- Each of the plurality of adjustment circuits 112-1 adjusts capacitance according to a bit value of the second delay control signal FCode. In an embodiment, as a value of the second delay control signal FCode increases, a capacitance value between the two inverters INV1 and INV2 increases as well. As a result, a delay amount of the second variable
delay line circuit 112 increases. -
FIG. 10 is a flow chart illustrating a tracking operation performed by the delay locked loop shown inFIG. 2 . At step S100, an index m is initialized to 4, the first delay control signal CCode is set to 10000′, and the second delay control signal FCode is initialized to 00000′. The index m denotes a bit number of the first delay control signal CCode. - Then, at step S210, it is determined whether the tracking operation completes. When the tracking operation completes, the operation ends. Otherwise, at step S220 it is examined whether the index m has a same value as or a value less than ‘0’. When the index m has the value ‘0’ or less, the step S310 is performed to determine the second delay control signal FCode. Otherwise, at step S230 an mth bit value of the first delay control signal CCode replaces an m−1th bit value. Then, at step S240 the mth bit value of the first delay control signal CCode is determined based on a value of the pulse signal mCLK at a rising edge of the output signal rCLK. Then, at step S250 the index m decreases by 1, and the operation goes back to the step S210 to repeat the subsequent steps.
- At step S310, it is determined whether the second delay control signal FCode has the maximum value or above. When the second delay control signal FCode is less than the maximum value, at step S320 the second delay control signal FCode is increased by 1. Then, at step S330 it is examined whether the tracking operation completes. When the tracking operation completes, the operation ends. Otherwise, the step S310 and its subsequent steps are repeated. In another embodiment, the method of determining the first delay control signal CCode and the second delay control signal FCode can be modified in various manners.
-
FIG. 11 is a block diagram showing a delay lockedloop 100′ according to another embodiment. The delay lockedloop 100′ shown inFIG. 11 operates in the same manner as the delay lockedloop 100 shown inFIG. 2 in a tracking operation mode and in a normal operation mode. The delay lockedloop 100′ shown inFIG. 11 may additionally perform a duty ratio control operation to control a duty ratio of the output signal rCLK. The duty ratio control operation may be performed before the tracking operation. For the duty ratio control operation, atransmission gate 170 and anedge combiner circuit 180 may be added. Thetransmission gate 170 selectively transmits the second feedback signal fCLK or an output signal dCLK of the variabledelay line circuit 110 according to a control signal MOD2. Theedge combiner circuit 180 may combine an output of thetransmission gate 170 and the output signal dCLK of the variabledelay line circuit 110 to generate the output signal rCLK. During the duty ratio control operation theTM gate 170 transmits the second feedback signal fCLK according to the control signal MOD2. The 3rdphase comparator circuit 160 controls amount of delay at thepulse retainer 140 during the duty ratio control operation. After the duty ratio control operation has finished, theTM gate 170 transmits the output signal dCLK of thevariable delay line 110 according to the control signal MOD2. - As shown in
FIG. 12 , theedge combiner circuit 180 is configured to form a rising edge of the output signal rCLK on a rising edge of the output signal dCLK of the variabledelay line circuit 110 and configured to form a falling edge of the output signal rCLK on a rising edge of the second feedback signal fCLK which is transmitted through thetransmission gate 170. - The delay locked
loop 100′ may further include a thirdphase comparator circuit 160. The thirdphase comparator circuit 160 may adjust the delay amount of thepulse retainer circuit 140 so that the second feedback signal fCLK and the output signal rCLK have the same phase. As described above in reference toFIG. 6 , it is desirable that the delay amount tPR of thepulse retainer circuit 140 is a sum or more of the time period tSP necessary for the firstphase comparator circuit 110 to update the delay control signals CCode and FCode and the time period tCA necessary to adjust the delay amount of the variabledelay line circuit 110 in response to the updated delay control signals CCode and FCode. - While various embodiments have been described above, it will be understood to those skilled in the art that the embodiments described above are by way of example only. Accordingly, the device and method described herein should not be limited based on the described embodiments.
Claims (13)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2014-0029623 | 2014-03-13 | ||
KR1020140029623A KR102001691B1 (en) | 2014-03-13 | 2014-03-13 | Delay Locked Loop |
Publications (2)
Publication Number | Publication Date |
---|---|
US20150263740A1 true US20150263740A1 (en) | 2015-09-17 |
US9154140B1 US9154140B1 (en) | 2015-10-06 |
Family
ID=54070127
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/576,083 Active US9154140B1 (en) | 2014-03-13 | 2014-12-18 | Delay locked loop |
Country Status (2)
Country | Link |
---|---|
US (1) | US9154140B1 (en) |
KR (1) | KR102001691B1 (en) |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9584105B1 (en) * | 2016-03-10 | 2017-02-28 | Analog Devices, Inc. | Timing generator for generating high resolution pulses having arbitrary widths |
US10056909B1 (en) * | 2017-05-01 | 2018-08-21 | Everspin Technologies, Inc. | Single-lock delay locked loop with cycle counter and method therefore |
US10193558B2 (en) | 2015-06-10 | 2019-01-29 | Micron Technology, Inc. | Clock signal and supply voltage variation tracking |
US10224938B2 (en) * | 2017-07-26 | 2019-03-05 | Micron Technology, Inc. | Apparatuses and methods for indirectly detecting phase variations |
US10290336B2 (en) | 2016-04-26 | 2019-05-14 | Micron Technology, Inc. | Methods and apparatuses including command delay adjustment circuit |
US20190280697A1 (en) * | 2018-03-07 | 2019-09-12 | SK Hynix Inc. | Delay circuit |
US10658019B2 (en) | 2007-03-15 | 2020-05-19 | Micron Technology, Inc. | Circuit, system and method for controlling read latency |
US11087806B2 (en) | 2016-08-22 | 2021-08-10 | Micron Technology, Inc. | Apparatuses and methods for adjusting delay of command signal path |
US11177813B1 (en) * | 2020-09-18 | 2021-11-16 | Comnav Technology Ltd. | Phase-locked loop circuit, control method thereof and electronic device |
US20220321112A1 (en) * | 2020-08-14 | 2022-10-06 | Samsung Electronics Co., Ltd. | Duty adjustment circuit, and delay locked loop circuit and semiconductor memory device including the same |
US20230283270A1 (en) * | 2021-05-27 | 2023-09-07 | Skyworks Solutions, Inc. | Signal delay control using a recirculating delay loop and a phase interpolator |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102306185B1 (en) * | 2017-06-09 | 2021-09-27 | 에스케이하이닉스 주식회사 | Unit delay circuit and digitally controlled delay line including the same |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6741109B1 (en) * | 2002-02-28 | 2004-05-25 | Silicon Laboratories, Inc. | Method and apparatus for switching between input clocks in a phase-locked loop |
US20090116315A1 (en) * | 2007-11-02 | 2009-05-07 | Hynix Semiconductor, Inc. | Semiconductor memory device and method for operating the same |
US7692496B2 (en) * | 2006-03-30 | 2010-04-06 | Realtek Semiconductor Corp. | Method and apparatus for generating output signal |
US20100164566A1 (en) * | 2008-12-26 | 2010-07-01 | Young-Jun Ku | Delay locked loop circuit and operational method thereof |
US7983370B2 (en) * | 2003-12-08 | 2011-07-19 | Nec Corporation | Clock and data recovery circuit |
US20120119801A1 (en) * | 2010-11-16 | 2012-05-17 | Mstar Semiconductor, Inc. | Phase-Locked Loop |
US20120126866A1 (en) * | 2010-11-19 | 2012-05-24 | Mstar Semiconductor, Inc. | Phase-Locked Loop with Calibration Function and Associated Calibration Method |
US20130169337A1 (en) * | 2011-12-29 | 2013-07-04 | Dong-Suk Shin | Phase difference quantization circuit, delay value control circuit thereof, and delay circuit |
US20150213873A1 (en) * | 2014-01-28 | 2015-07-30 | Samsung Electronics Co., Ltd. | Injection-locked phase locked loop circuits using delay locked loops |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100613059B1 (en) | 2004-04-20 | 2006-08-16 | 주식회사 하이닉스반도체 | Delay locked loop |
KR20090041006A (en) * | 2007-10-23 | 2009-04-28 | 주식회사 하이닉스반도체 | Delay locked loop circuit |
KR100915820B1 (en) * | 2007-11-12 | 2009-09-07 | 주식회사 하이닉스반도체 | Pulse Generating Circuit and Duty Cycle Correcting Apparatus with the Same |
KR100956770B1 (en) * | 2007-12-10 | 2010-05-12 | 주식회사 하이닉스반도체 | DLL Circuit and Method of Controlling the Same |
KR100962016B1 (en) * | 2008-01-09 | 2010-06-08 | 주식회사 하이닉스반도체 | Delay line control apparatus and delay locked loop circuit using the same |
-
2014
- 2014-03-13 KR KR1020140029623A patent/KR102001691B1/en active IP Right Grant
- 2014-12-18 US US14/576,083 patent/US9154140B1/en active Active
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6741109B1 (en) * | 2002-02-28 | 2004-05-25 | Silicon Laboratories, Inc. | Method and apparatus for switching between input clocks in a phase-locked loop |
US7983370B2 (en) * | 2003-12-08 | 2011-07-19 | Nec Corporation | Clock and data recovery circuit |
US7692496B2 (en) * | 2006-03-30 | 2010-04-06 | Realtek Semiconductor Corp. | Method and apparatus for generating output signal |
US20090116315A1 (en) * | 2007-11-02 | 2009-05-07 | Hynix Semiconductor, Inc. | Semiconductor memory device and method for operating the same |
US20100164566A1 (en) * | 2008-12-26 | 2010-07-01 | Young-Jun Ku | Delay locked loop circuit and operational method thereof |
US20120119801A1 (en) * | 2010-11-16 | 2012-05-17 | Mstar Semiconductor, Inc. | Phase-Locked Loop |
US20120126866A1 (en) * | 2010-11-19 | 2012-05-24 | Mstar Semiconductor, Inc. | Phase-Locked Loop with Calibration Function and Associated Calibration Method |
US20130169337A1 (en) * | 2011-12-29 | 2013-07-04 | Dong-Suk Shin | Phase difference quantization circuit, delay value control circuit thereof, and delay circuit |
US20150213873A1 (en) * | 2014-01-28 | 2015-07-30 | Samsung Electronics Co., Ltd. | Injection-locked phase locked loop circuits using delay locked loops |
Cited By (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10658019B2 (en) | 2007-03-15 | 2020-05-19 | Micron Technology, Inc. | Circuit, system and method for controlling read latency |
US10193558B2 (en) | 2015-06-10 | 2019-01-29 | Micron Technology, Inc. | Clock signal and supply voltage variation tracking |
US9584105B1 (en) * | 2016-03-10 | 2017-02-28 | Analog Devices, Inc. | Timing generator for generating high resolution pulses having arbitrary widths |
US10755758B2 (en) | 2016-04-26 | 2020-08-25 | Micron Technology, Inc. | Methods and apparatuses including command delay adjustment circuit |
US10290336B2 (en) | 2016-04-26 | 2019-05-14 | Micron Technology, Inc. | Methods and apparatuses including command delay adjustment circuit |
US11087806B2 (en) | 2016-08-22 | 2021-08-10 | Micron Technology, Inc. | Apparatuses and methods for adjusting delay of command signal path |
US10250265B2 (en) | 2017-05-01 | 2019-04-02 | Everspin Technologies, Inc. | Single-lock delay locked loop with cycle counter and method therefor |
US10608648B2 (en) | 2017-05-01 | 2020-03-31 | Everspin Technologies, Inc. | Single-lock delay locked loop with cycle counter and method therefor |
US10056909B1 (en) * | 2017-05-01 | 2018-08-21 | Everspin Technologies, Inc. | Single-lock delay locked loop with cycle counter and method therefore |
US10224938B2 (en) * | 2017-07-26 | 2019-03-05 | Micron Technology, Inc. | Apparatuses and methods for indirectly detecting phase variations |
US10797708B2 (en) * | 2017-07-26 | 2020-10-06 | Micron Technology, Inc. | Apparatuses and methods for indirectly detecting phase variations |
US10644707B2 (en) * | 2018-03-07 | 2020-05-05 | SK Hynix Inc. | Delay circuit |
US20190280697A1 (en) * | 2018-03-07 | 2019-09-12 | SK Hynix Inc. | Delay circuit |
US20220321112A1 (en) * | 2020-08-14 | 2022-10-06 | Samsung Electronics Co., Ltd. | Duty adjustment circuit, and delay locked loop circuit and semiconductor memory device including the same |
US11799463B2 (en) * | 2020-08-14 | 2023-10-24 | Samsung Electronics Co., Ltd. | Duty adjustment circuit, and delay locked loop circuit and semiconductor memory device including the same |
US11177813B1 (en) * | 2020-09-18 | 2021-11-16 | Comnav Technology Ltd. | Phase-locked loop circuit, control method thereof and electronic device |
US20230283270A1 (en) * | 2021-05-27 | 2023-09-07 | Skyworks Solutions, Inc. | Signal delay control using a recirculating delay loop and a phase interpolator |
US11973505B2 (en) * | 2021-05-27 | 2024-04-30 | Skyworks Solutions, Inc. | Signal delay control using a recirculating delay loop and a phase interpolator |
Also Published As
Publication number | Publication date |
---|---|
KR102001691B1 (en) | 2019-07-18 |
US9154140B1 (en) | 2015-10-06 |
KR20150107150A (en) | 2015-09-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9154140B1 (en) | Delay locked loop | |
US7990194B2 (en) | Apparatus and method for correcting duty cycle of clock signal | |
US10862460B2 (en) | Duty cycle controller | |
KR100554981B1 (en) | Delay locked loop | |
US9520867B2 (en) | Duty cycle detection and correction circuit in an integrated circuit | |
KR100605604B1 (en) | Delay locked loop and its cotrol method | |
US7605626B2 (en) | Clock generator and clock duty cycle correction method | |
KR101331442B1 (en) | Delay locked loop with a loop-embedded duty cycle corrector | |
US9331702B2 (en) | Apparatuses and methods for compensating for power supply sensitivities of a circuit in a clock path | |
US8633747B2 (en) | Synchronization circuit | |
JP6783535B2 (en) | Clock correction device and clock correction method | |
US6680635B2 (en) | Apparatus and method for generating output clock signal having controlled timing | |
US8581650B2 (en) | Duty cycle correction circuit and delay locked loop circuit including the same | |
KR100868015B1 (en) | Delay apparatus, delay locked loop circuit and semiconductor memory apparatus using the same | |
US20100315147A1 (en) | Phase mixer with adjustable load-to-drive ratio | |
US10333534B1 (en) | Apparatuses and methods for providing frequency divided clocks | |
US20080005606A1 (en) | Clock tree circuit and semiconductor memory device using the same, and duty cycle correction method | |
US9484931B2 (en) | Delay locked loop circuit and operation method thereof | |
US8872553B1 (en) | Frequency multiplier | |
US9337820B1 (en) | Pulse width recovery in clock dividers | |
US20120249199A1 (en) | Internal clock generator and operating method thereof | |
CN112787634B (en) | Circuit for correcting clock duty ratio and correction control method and device thereof | |
KR101628160B1 (en) | Phase generator based on delay lock loop circuit and delay locking method thereof | |
KR102047793B1 (en) | Delay locked loop | |
JP3630870B2 (en) | System clock generation circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INDUSTRY-ACADEMIC COOPERATION FOUNDATION, YONSEI U Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:JUNG, DONG-HOON;RYU, KYUNG-HO;JUNG, SEONG-OOK;AND OTHERS;SIGNING DATES FROM 20141118 TO 20141120;REEL/FRAME:034572/0579 Owner name: SK HYNIX INC., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:JUNG, DONG-HOON;RYU, KYUNG-HO;JUNG, SEONG-OOK;AND OTHERS;SIGNING DATES FROM 20141118 TO 20141120;REEL/FRAME:034572/0579 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |