US20150212494A1 - Traveling Pulse Wave Quantizer - Google Patents
Traveling Pulse Wave Quantizer Download PDFInfo
- Publication number
- US20150212494A1 US20150212494A1 US14/681,206 US201514681206A US2015212494A1 US 20150212494 A1 US20150212494 A1 US 20150212494A1 US 201514681206 A US201514681206 A US 201514681206A US 2015212494 A1 US2015212494 A1 US 2015212494A1
- Authority
- US
- United States
- Prior art keywords
- delay
- signal
- output
- input
- accept
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000003111 delayed effect Effects 0.000 claims abstract description 31
- 230000001934 delay Effects 0.000 claims abstract description 27
- 238000000034 method Methods 0.000 claims abstract description 19
- 239000000872 buffer Substances 0.000 claims description 43
- 230000003416 augmentation Effects 0.000 claims description 6
- 238000013139 quantization Methods 0.000 abstract description 4
- 238000010586 diagram Methods 0.000 description 33
- 230000000630 rising effect Effects 0.000 description 5
- 238000003708 edge detection Methods 0.000 description 3
- 238000005070 sampling Methods 0.000 description 3
- 239000003990 capacitor Substances 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 238000005259 measurement Methods 0.000 description 2
- 230000003068 static effect Effects 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/50—Analogue/digital converters with intermediate conversion to time interval
- H03M1/502—Analogue/digital converters with intermediate conversion to time interval using tapped delay lines
-
- G—PHYSICS
- G04—HOROLOGY
- G04F—TIME-INTERVAL MEASURING
- G04F10/00—Apparatus for measuring unknown time intervals by electric means
- G04F10/005—Time-to-digital converters [TDC]
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/1205—Multiplexed conversion systems
- H03M1/122—Shared using a single converter or a part thereof for multiple channels, e.g. a residue amplifier for multiple stages
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/124—Sampling or signal conditioning arrangements specially adapted for A/D converters
- H03M1/129—Means for adapting the input signal to the range the converter can handle, e.g. limiting, pre-scaling ; Out-of-range indication
- H03M1/1295—Clamping, i.e. adjusting the DC level of the input signal to a predetermined value
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/50—Analogue/digital converters with intermediate conversion to time interval
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/60—Analogue/digital converters with intermediate conversion to frequency of pulses
Definitions
- This invention generally relates to electronic circuitry and, more particularly, to a Traveling Pulse Wave Quantizer.
- FIGS. 1A and 1B are, respectively, a schematic diagram of a Vernier delay line (VDL) based time-to-digital converter (TDC), and an associated timing diagram (prior art).
- VDL TDC Vernier delay line
- a VDL TDC is a popular choice for applications that require fine time resolution. It is based on the use of two parallel tapped delay lines, one fed with reference (start) pulses and the other line with signal (stop) pulses.
- the fast delay line that is used for the signal pulses is constructed or tuned to be slightly faster than the reference slow delay line.
- the edge of a start (reference) pulse, occurring before the stop signal pulse edge, is used as a reference, travelling along the slow delay line.
- the stop signal edge arrives later and propagates along the fast delay line, eventually catching up with the start (reference) edge travelling on the parallel slow delay line.
- the location along the delay line where the pulses coincide corresponds to the time difference between the start (reference) pulse edge and the stop signal edge.
- the location of the edge crossing is captured by a sampler constructed from a bank of D-flip flops.
- the flip flops are clocked by the pulses from the reference (slow) delay line taps and the D-inputs are connected to the corresponding taps in the signal (fast) delay line.
- the digital value corresponding to the delay difference is available as a thermometer coded digital word at the output of the sampler flip-flop bank.
- This signal is captured by the system clock and converted to a binary format. Alternatively the thermometer-to-binary conversion can be performed before capturing the signal with the system clock.
- the throughput of the VDL TDC is limited by the total length (in time) of the delay line as the stop signal and start (reference) edges need to pass through the entire delay line before the next pair of edges can be fed in. If a new stop pulse is fed in before the previous thermometer coded output is captured, the result is a corrupted digital signal.
- Tclk>Tdel where Tclk is the clock period and Tdel the combined delay of all the delay elements in the slow delay line.
- VDL TDC could be structured so that more than one start pulse could be processed simultaneously.
- a Traveling Pulse Wave Quantizer which may also be referred to as a pipelined Vernier delay line (VDL) time-to-digital (TDC), operating at rates where the clock period (Tclk) is less than the combined delay of all the delay elements (Tdel) in the slow delay line (Tclk ⁇ Tdel).
- VDL Vernier delay line
- TDC time-to-digital
- the TPWQ permits more than one pair of pulses to travel simultaneously along the delay lines without corrupting one another. Signal corruption conventionally occurs in the capturing of the thermometer coded sampler output with the system clock. This is because the code forms bit-by-bit over several start pulse periods.
- the TPWQ disclosed herein adds a new block called a resampler to the output of the sampler.
- the resampler solves two problems: it prevents metastability when the data bit changes close to capturing clock edge, and it correctly realigns the different data bits that belong to one signal sample.
- a method for converting a time sensitive signal to a digital value.
- the method first accepts a clock signal and then accepts a first stop signal at a non-predetermined time after the acceptance of a first period of the clock signal.
- the first stop signal is delayed by a first time delay, a first plurality of times, to create a delayed first stop signal.
- the clock signal is delayed by a second time delay, a first plurality of times, to create a delayed clock signal first period.
- Each second time delay is associated with a corresponding first time delay, and the second time delay is greater than the first time delay.
- the method counts the number of first time delays. When the delayed first stop signal occurs before the delayed clock signal first period, the count is stopped and converted into a digital or thermometer value.
- an accurate (non-corrupted) value is provided regardless of the duration in delay between the first stop signal and a second stop signal that is accepted after the first stop signal.
- the number of first time delays associated with the first stop signal can be counted while simultaneously counting the number of first time delays associated with the second stop signal. More explicitly, the number of first time delays is counted by creating a tally of first time delays, and delaying the recordation of each tally in response to the order in which the tally occurs. An initial tally is assigned a longer delay than a subsequent tally.
- FIGS. 1A and 1B are, respectively, a schematic diagram of a Vernier delay line (VDL) based time-to-digital converter (TDC), and an associated timing diagram (prior art).
- VDL Vernier delay line
- TDC time-to-digital converter
- FIG. 2 is a block diagram of a Traveling Pulse Wave Quantizer (TPWQ).
- TPWQ Traveling Pulse Wave Quantizer
- FIGS. 3A and 3B are, respectively, a schematic block diagram and associated timing diagram, describing the TPWQ block diagram of FIG. 2 is greater detail.
- FIG. 4 is a schematic block diagram depicting a first exemplary resampler cell.
- FIG. 5 is a schematic block diagram depicting a second exemplary resampler cell.
- FIG. 6 is a schematic block diagram depicting a third exemplary sampler cell.
- FIG. 7 is a schematic block diagram depicting a fourth exemplary resampler cell.
- FIG. 8 is a schematic block diagram of an exemplary incrementing device.
- FIG. 9 is a schematic block diagram of a second exemplary incrementing device.
- FIG. 10 is a schematic block diagram depicting a time-differential version of the TPWQ.
- FIG. 11 is a block diagram of a TPWQ analog-to-digital converter (ADC).
- ADC analog-to-digital converter
- FIG. 12 is a schematic block diagram of an exemplary voltage-to-time circuit.
- FIG. 13 is a timing diagram depicting a waveform associated with the TDC output (thermometer coded data) bits.
- FIG. 14 is a flowchart illustrating a method for converting a time sensitive signal to a digital value.
- FIG. 2 is a block diagram of a Traveling Pulse Wave Quantizer (TPWQ).
- the TPWQ 210 which may also be referred to as a pipelined Vernier delay line time-to-digital converter, comprises a fast delay line 200 to accept a stop pulse and slow delay line 202 to accept a clock (CLK) pulse.
- CLK clock
- measurements from the fast delay line 200 and slow delay line 202 are fed into sampler 204 .
- the circuitry is similar to the conventional design depicted in FIG. 1A .
- a resampler 206 accepts the clock signal and information from the sampler 204 .
- the results from the resampler 206 are fed to a thermometer-to-binary block 208 , which provides a digital output (Dout).
- Dout digital output
- FIGS. 3A and 3B are, respectively, a schematic block diagram and associated timing diagram, describing the TPWQ block diagram of FIG. 2 is greater detail.
- the fast delay line 200 has an input on line 300 to accept a first stop signal followed (in time) by a second stop signal.
- the fast delay line 200 comprises a first plurality (n) of first delay elements or taps 302 connected in series with an output between each first delay element.
- Each first delay element 302 has a first time delay.
- n 12, but it should be understood that n is not limited to any particular value.
- first delay element 302 is depicted as a buffer, it should be understood that it not limited to any particular type of structure, and can also be, for example, a combinational logic element or a group or combinational logic elements, a passive element such as an inductor, resistor, capacitor, a combination of passive elements, or a section of microstrip or waveguide.
- the slow delay line 202 has an input on line 304 to accept the clock signal.
- the clock edge e.g., rising edge
- the first stop signal e.g., rising edge
- the slow delay line 202 comprises a first plurality of second delay elements 306 connected in series with an output between each second delay element.
- Each second delay element 306 has a second time delay, which is greater than the first time delay.
- the sampler 204 comprises a first plurality of clocked buffers 308 connected in series with a sample output between each clocked buffer.
- Each clocked buffer 308 has a signal input connected to the output of a corresponding first delay element 302 , and a clock input connected to the output of a corresponding second delay element 306 .
- the clocked buffer 308 is depicted as a D flip-flop, however, it such be understood that the function of edge detection can be provided by a variety of other edge detection circuits.
- the resampler 206 has an input to accept the first plurality of clocked buffer outputs, and an output 310 to supply a first plurality of time-to-digital converter (TDC) output bits (e.g., n bits) representing a time delay between the first stop signal and the first period of the first clock signal.
- TDC time-to-digital converter
- the output bits may read a “0” value, starting from the left (initial) bit until the first stop signal coincides with clock signal, and thereafter supply “1” value bits.
- the TDC output bits represent a valid accurate delay value regardless of the duration in delay between the first stop signal and the second stop signal.
- One exception to this rule is if the delay between second stop signal and the first stop signal is less than the first delay associated with first delay element 302 .
- thermometer-to-binary block 208 is used to convert the resampler output 310 to a binary value (Dout) on line 312 .
- the binary values may, for example, be values that are easier to mathematically manipulate or store.
- the resampler 206 comprises a first plurality of cells 314 ordered in an array.
- Each cell 314 has a signal input connected to a corresponding sample output, and a TDC output bit delayed with respect to the order of the cell in the array.
- FIG. 4 is a schematic block diagram depicting a first exemplary resampler cell.
- each resampler cell 314 comprises a clocked buffer 400 having an input on line 402 connected to a corresponding sample output (Din), an input on line 404 to accept a clock signal, and an output on line 406 to supply a resampled signal.
- the clocked buffer 400 may be a D flip-flop, but other edge detection circuitry may also be used.
- a delay circuit 408 has an input on line 406 to accept the resampled signal, and an output on line 410 to supply a delayed resampled signal as a TDC output bit.
- the clocked buffer 400 may be designed to supply a resampled signal responsive to either the positive edge or negative edge of the clock signal.
- FIG. 5 is a schematic block diagram depicting a second exemplary resampler cell.
- the delay circuit 408 is a programmable delay circuit having an input on line 412 to accept a delay control signal.
- the TDC output bit is supplied on line 410 with a delay duration responsive to the delay control signal on line 412 .
- FIG. 6 is a schematic block diagram depicting a third exemplary sampler cell.
- each resampler cell 314 comprises a first clocked buffer 400 a having an input connected to a corresponding sample output on line 402 (Din), an input to accept a clock signal on line 404 , and an output to supply a first resampled signal 406 a responsive to a positive edge of the clock signal.
- a second clocked buffer 400 b has an input connected to the corresponding sample output on line 402 , an input to accept the clock signal on line 404 , and an output to supply a second resampled signal 406 b responsive to a negative edge of the clock signal.
- a multiplexer (MUX) 600 has inputs accepting the first and second resampled signals on line 406 a and 406 b , respectively, a MUX control input on line 602 , and an output to supply a resampled signal 604 selected in response to the MUX control signal.
- a delay circuit 408 has an input on line 604 to accept the selected resampled signal, and an output on line 410 to supply a delayed resampled signal as a TDC output bit.
- FIG. 7 is a schematic block diagram depicting a fourth exemplary resampler cell.
- each resampler cell 314 comprises a first clocked buffer 400 a , here depicted as a D flip-flop, having an input connected to a corresponding sample output on line 402 (Din), an input to accept a clock signal on line 404 , and an output to supply a first resampled signal 406 a responsive to a positive edge of the clock signal.
- a second clocked buffer 400 b has an input connected to the corresponding sample output on line 402 , an input to accept the clock signal on line 404 , and an output to supply a second resampled signal 406 b responsive to a negative edge of the clock signal.
- a MUX 600 has inputs accepting the first and second resampled signals on line 406 a and 406 b , respectively, a MUX (edge select) control input on line 602 , and an output to supply a resampled signal 604 selected in response to the MUX control signal.
- a programmable delay circuit 700 having an input to accept a delay control (delay select) signal on line 702 , and an output on line 410 to supply the TDC output bit with a delay duration responsive to the delay control signal.
- the programmable delay circuit 700 is enabled as a series of M connected D flip-flops 704 , where M is not limited to any particular value, and an M-to-1 MUX 706 .
- M is not limited to any particular value
- M-to-1 MUX 706 The output of MUX 706 is buffered with an additional D flip-flop.
- the programmable delay could be enabled using other circuit components, as would be known by one with ordinary skill in the art.
- the resamplers 314 are capable of capturing two versions of the thermometer code. If one clock edge falls close to the transition of the data bit, the value captured by the opposite clock edge is used.
- a 2:1 multiplexer 600 is used to select between the two versions. After the multiplexer 600 a programmable number of single-clock cycle delays is implemented using, for example, a chain of flip-flops 704 and a second multiplexer 706 . This delay control allows alignment of the captured data bits. Once determined by using an initial calibration cycle or some other means, the multiplexer control signals are kept static.
- An example of MUX control values for a whole array of resampler cells is shown in Table 1 for the scenario where the clock period is 19 tap delays (delay elements) long.
- FIG. 8 is a schematic block diagram of an exemplary incrementing device.
- the incrementing device 800 has a first plurality of control word outputs, each control word output corresponding to a resampler cell. Shown are resampler cells 314 - k and 314 -( k +1) accepting, respectively, control words on lines 802 - k and 802 -( k +1).
- the control words include a MUX control signal on line 602 of each resampler cell, here represented as a single least significant bit (LSB), which periodically changes in response to the order of the cell in the array.
- LSB single least significant bit
- resampler cell 314 - k may be enabled to pass the resampled signal clocked on the rising edge, while resampler cell 314 -( k +1) may be enabled to pass the resampled signal clocked on the falling edge.
- the control words also supply a delay control signal on line 702 of each resampler cell, here represented as a plurality of most significant bits (MSBs), which changes the delay duration in responsive to the order of the cell in the array.
- MSBs most significant bits
- the incrementing device 800 comprises a first plurality of summers 804 connected in series.
- Each summer 804 has an output connected to supply a control word to corresponding resampler cell and a first input to accept a control word from an adjacent summer.
- the summer 804 supplying the control word on line 802 - k accepts an input on line 802 -( k +1).
- Each summer 804 also has a second input to accept an augmentation term modifying the control word accepted at the first input.
- the summer 804 supplying the control word on line 802 - k accepts an augmentation term (ctr(k)) on line 806 - k
- the summer supplying the control word on line 802 -( k +1) accepts an augmentation term (ctr(k+1)) on line 806 -( k +1).
- the control word moves in a “direction” from the resampler cells associated with last delay elements (most delayed) in the fast and slow delay lines, to the resampler cells associated with the initial delay elements (least delayed), and augments the control word through addition.
- the “direction” of the control word may be reversed and the augmentation terms subtracted.
- FIG. 9 is a schematic block diagram of a second exemplary incrementing device.
- each resampler cell has its own unique control word with multiplexer and delay control bits, the total number of bits can become very large and pose a routing problem.
- One way to reduce the number of control bits is to use only one bit per cell and some logic as shown in FIG. 8 . This is possible because, if properly coded, the control word values for adjacent cells may only differ by one, and thus, it is possible to generate control word values using one bit of control (e.g., augmentation) and the control word from a neighboring cell.
- the one-bit control signals can be distributed by using a shift register 900 , in cooperation with a control signal and a shift signal, as shown in FIG. 9 .
- FIG. 10 is a schematic block diagram depicting a time-differential version of the TPWQ.
- the fast delay line comprises a first fast delay 200 a line having an input on line 300 a to accept the first stop signal (stop_p), with a first plurality of first delay elements 302 connected in series.
- a second fast delay line 200 b has an input on line 300 b to accept a parallel first stop signal (stop_n), nominally accepted at the same time as the first stop signal on line 300 a .
- the second fast delay line 200 b also has a first plurality of first delay elements 302 connected in series.
- a single slow delay line 202 , with second delay line elements 306 is used, as in the example of FIG. 3A .
- the slow (reference) delay line is shared between the positive (first fast delay line) and the negative (second fast delay line) half circuits, jitter and other errors associated with it cancel out.
- Both stop signals may have the same polarity, and the time duration that the TPWQ is digitizing is the difference between the stop_p and stop_n signals. As the difference is not always positive (stop_n may, or may not come before stop_p), it is not possible to measure the difference directly. Instead, both are independently measured against the clock (start) signal and the final result is obtained by taking the difference of these two measurement results.
- the sampler comprises a first sampler 204 a with a first plurality of clocked buffers 308 .
- Each clocked buffer 308 has an input connected to the output of a corresponding first delay element 302 in the first fast delay line 200 a , and a clock input connected to the output of a corresponding second delay element 306 of the slow delay line 202 .
- a second sampler 204 b has a first plurality of clocked buffers 308 , where each clocked buffer has an input corrected to the output of a corresponding first delay element 302 in the second fast delay line 200 b , and a clock input connected to the output of a corresponding second delay element 306 of the slow delay line 202 .
- the resampler comprises a first resampler 206 a having an input to accept the first plurality of clocked buffer outputs from the first sampler 204 a .
- the first resampler 206 a has an output 310 a to supply a first plurality of TDC output bits representing a time delay between the first stop signal and the first period of the clock signal, as explained above in the description of FIG. 3A .
- a second resampler 206 b has an input to accept the first plurality of clocked buffer outputs from the second sampler 204 b , and an output 310 b to supply a first plurality of differential TDC output bits representing a time delay between the parallel first stop signal and the first period of the clock signal.
- a subtractor 1002 has an inputs on lines 1000 a and 1000 b to accept, respectively, the TDC output bits and the differential TDC output bits, and an output on line 312 (Dout) to supply a difference between the TDC output bits and the differential TDC output bits.
- the TDC output bits are processed by thermometer-to-binary blocks 208 a and 200 b , and the differential binary codes subtracted.
- FIG. 11 is a block diagram of a TPWQ analog-to-digital converter (ADC).
- the ADC 1100 comprises a voltage-to-time circuit 1102 having an input on line 1104 to accept an analog voltage and an output on line 300 to supply a stop signal having a time delay corresponding to a sampled analog voltage level.
- the voltage-to-time circuit 1102 accepts a clock signal on line 304 , which is passed on to the TPWQ 210 .
- the voltage-to-time circuit 1102 first samples, and then converts the incoming signal voltage into the time domain by means of pulse position modulation. Once the analog information is in the form of a pulse edge position, it is digitized with the TPWQ 210 .
- the resampler supplies a first plurality of TDC output bits representing a time delay between the stop signal on line 300 and a first period of the clock signal on line 304 , which corresponds to the analog input signal voltage on line 1104 .
- the TDC output bits are valid and accurate regardless of a rate at which the analog input signal voltage is sampled.
- FIG. 12 is a schematic block diagram of an exemplary voltage-to-time circuit.
- the numerical value of the conversion factor is determined by the size of the capacitor and the value of the discharge current.
- the number of digital levels is Tmax/Tlsb. For instance, if this number is 128, the TDC (and the ADC) has a resolution of 7 bits. An increase (or decrease) in the resolution can be done by changing Tlsb, but that may not be always possible. On the other hand, if there is time available, Tmax may be increased. Thus, changes in Tmax may be used to realize an ADC that has variable resolution. For example, at the maximum sampling rate the ADC has a certain resolution that can be increased by lowering the sampling rate while simultaneously reducing the discharge rate in the voltage-to-time circuit.
- FIG. 13 is a timing diagram depicting a waveform associated with the TDC output (thermometer coded data) bits.
- the TPWQ described herein is able to operate at rates Tclk ⁇ Tdel (see FIG. 3B ). As such, more than one pair of pulses can travel simultaneously along the delay lines without corrupting one another.
- the use of the resampler, added to the output of the sampler, solves two problems. It prevents metastability when the data bit changes are close to the capturing clock edge, and it correctly realigns the different data bits that belong to one signal sample.
- FIG. 14 is a flowchart illustrating a method for converting a time sensitive signal to a digital value.
- this method is referred to as “Pulse Train Quantization, “Traveling Pulse Wave Quantization”, or “Pulse Position Train Quantization”.
- the method is depicted as a sequence of numbered steps for clarity, the numbering does not necessarily dictate the order of the steps. It should be understood that some of these steps may be skipped, performed in parallel, or performed without the requirement of maintaining a strict order of sequence. Generally however, the method follows the numeric order of the depicted steps, and can be enabled with the circuitry described above.
- the method starts at Step 1400 .
- Step 1402 accepts a clock signal.
- Step 1404 accepts a first stop signal at a non-predetermined time after the acceptance of a first period of the clock signal.
- Step 1406 delays the first stop signal by a first time delay, a first plurality of times, to create a delayed first stop signal.
- Step 1408 delays the clock signal by a second time delay, a first plurality of times, to create a delayed clock signal first period. Each second time delay is associated with a corresponding first time delay, and the second time delay is greater than the first time delay.
- Step 1410 counts the number of first time delays.
- Step 1412 stops the count.
- Step 1414 converts the count into a digital value. The digital value is accurate and uncorrupted, regardless of the duration in delay between the first stop signal and a second stop signal accepted after the first stop signal.
- Step 1410 either the first time delays or second time delays can be counted in Step 1410 , as the result is the same.
- Step 1410 counts the number of first time delays associated with the first stop signal while simultaneously counting the number of first time delays associated with the second stop signal.
- counting the number of delays in Step 1410 includes substeps.
- Step 1410 a creates a tally of first (or second) time delays.
- Step 1410 b delays the recordation of each tally in response to the order in which the tally occurs, where an initial tally is assigned a longer delay than a subsequent tally.
- Step 1401 a accepts an analog signal having a voltage
- Step 1401 b converts the analog signal into the first stop signal.
- converting the count into the digital value in Step 1414 includes converting the count into a digital value representing the analog signal voltage.
- a TPWQ An ADC based on a TPWQ
- an associated method of digitizing time delays have been provided. Examples of particular circuit components and hardware units have been presented to illustrate the invention. However, the invention is not limited to merely these examples. Other variations and embodiments of the invention will occur to those skilled in the art.
Abstract
Description
- 1. Field of the Invention
- This invention generally relates to electronic circuitry and, more particularly, to a Traveling Pulse Wave Quantizer.
- 2. Description of the Related Art
-
FIGS. 1A and 1B are, respectively, a schematic diagram of a Vernier delay line (VDL) based time-to-digital converter (TDC), and an associated timing diagram (prior art). A VDL TDC is a popular choice for applications that require fine time resolution. It is based on the use of two parallel tapped delay lines, one fed with reference (start) pulses and the other line with signal (stop) pulses. The fast delay line that is used for the signal pulses is constructed or tuned to be slightly faster than the reference slow delay line. The edge of a start (reference) pulse, occurring before the stop signal pulse edge, is used as a reference, travelling along the slow delay line. The stop signal edge arrives later and propagates along the fast delay line, eventually catching up with the start (reference) edge travelling on the parallel slow delay line. The location along the delay line where the pulses coincide corresponds to the time difference between the start (reference) pulse edge and the stop signal edge. As the time resolution is set by the delta of two unit delays, as opposed to a full unit delay, it can be made almost arbitrarily fine. - The location of the edge crossing is captured by a sampler constructed from a bank of D-flip flops. The flip flops are clocked by the pulses from the reference (slow) delay line taps and the D-inputs are connected to the corresponding taps in the signal (fast) delay line. Once the two edges have passed through the entire delay line(s), the digital value corresponding to the delay difference is available as a thermometer coded digital word at the output of the sampler flip-flop bank. This signal is captured by the system clock and converted to a binary format. Alternatively the thermometer-to-binary conversion can be performed before capturing the signal with the system clock. Either way, the throughput of the VDL TDC is limited by the total length (in time) of the delay line as the stop signal and start (reference) edges need to pass through the entire delay line before the next pair of edges can be fed in. If a new stop pulse is fed in before the previous thermometer coded output is captured, the result is a corrupted digital signal. For proper operation the following condition has to be met: Tclk>Tdel, where Tclk is the clock period and Tdel the combined delay of all the delay elements in the slow delay line.
- It would be advantageous if a VDL TDC could be structured so that more than one start pulse could be processed simultaneously.
- Disclosed herein is a Traveling Pulse Wave Quantizer, which may also be referred to as a pipelined Vernier delay line (VDL) time-to-digital (TDC), operating at rates where the clock period (Tclk) is less than the combined delay of all the delay elements (Tdel) in the slow delay line (Tclk<Tdel). The TPWQ permits more than one pair of pulses to travel simultaneously along the delay lines without corrupting one another. Signal corruption conventionally occurs in the capturing of the thermometer coded sampler output with the system clock. This is because the code forms bit-by-bit over several start pulse periods. The TPWQ disclosed herein adds a new block called a resampler to the output of the sampler. The resampler solves two problems: it prevents metastability when the data bit changes close to capturing clock edge, and it correctly realigns the different data bits that belong to one signal sample.
- Accordingly, a method is provided for converting a time sensitive signal to a digital value. The method first accepts a clock signal and then accepts a first stop signal at a non-predetermined time after the acceptance of a first period of the clock signal. The first stop signal is delayed by a first time delay, a first plurality of times, to create a delayed first stop signal. The clock signal is delayed by a second time delay, a first plurality of times, to create a delayed clock signal first period. Each second time delay is associated with a corresponding first time delay, and the second time delay is greater than the first time delay. The method counts the number of first time delays. When the delayed first stop signal occurs before the delayed clock signal first period, the count is stopped and converted into a digital or thermometer value. An accurate (non-corrupted) value is provided regardless of the duration in delay between the first stop signal and a second stop signal that is accepted after the first stop signal. Alternatively stated, the number of first time delays associated with the first stop signal can be counted while simultaneously counting the number of first time delays associated with the second stop signal. More explicitly, the number of first time delays is counted by creating a tally of first time delays, and delaying the recordation of each tally in response to the order in which the tally occurs. An initial tally is assigned a longer delay than a subsequent tally.
- Additional details of the above-described method, a Traveling Pulse Wave Quantizer circuit, and a Traveling Pulse Wave Quantizer analog-to-digital converter (ADC) are provided below.
-
FIGS. 1A and 1B are, respectively, a schematic diagram of a Vernier delay line (VDL) based time-to-digital converter (TDC), and an associated timing diagram (prior art). -
FIG. 2 is a block diagram of a Traveling Pulse Wave Quantizer (TPWQ). -
FIGS. 3A and 3B are, respectively, a schematic block diagram and associated timing diagram, describing the TPWQ block diagram ofFIG. 2 is greater detail. -
FIG. 4 is a schematic block diagram depicting a first exemplary resampler cell. -
FIG. 5 is a schematic block diagram depicting a second exemplary resampler cell. -
FIG. 6 is a schematic block diagram depicting a third exemplary sampler cell. -
FIG. 7 is a schematic block diagram depicting a fourth exemplary resampler cell. -
FIG. 8 is a schematic block diagram of an exemplary incrementing device. -
FIG. 9 is a schematic block diagram of a second exemplary incrementing device. -
FIG. 10 is a schematic block diagram depicting a time-differential version of the TPWQ. -
FIG. 11 is a block diagram of a TPWQ analog-to-digital converter (ADC). -
FIG. 12 is a schematic block diagram of an exemplary voltage-to-time circuit. -
FIG. 13 is a timing diagram depicting a waveform associated with the TDC output (thermometer coded data) bits. -
FIG. 14 is a flowchart illustrating a method for converting a time sensitive signal to a digital value. -
FIG. 2 is a block diagram of a Traveling Pulse Wave Quantizer (TPWQ). The TPWQ 210, which may also be referred to as a pipelined Vernier delay line time-to-digital converter, comprises afast delay line 200 to accept a stop pulse andslow delay line 202 to accept a clock (CLK) pulse. As described in greater detail below, measurements from thefast delay line 200 andslow delay line 202 are fed intosampler 204. To this point, the circuitry is similar to the conventional design depicted inFIG. 1A . Aresampler 206 accepts the clock signal and information from thesampler 204. Optionally, the results from theresampler 206 are fed to a thermometer-to-binary block 208, which provides a digital output (Dout). -
FIGS. 3A and 3B are, respectively, a schematic block diagram and associated timing diagram, describing the TPWQ block diagram ofFIG. 2 is greater detail. Thefast delay line 200 has an input online 300 to accept a first stop signal followed (in time) by a second stop signal. Thefast delay line 200 comprises a first plurality (n) of first delay elements or taps 302 connected in series with an output between each first delay element. Eachfirst delay element 302 has a first time delay. In the example shown, n=12, but it should be understood that n is not limited to any particular value. Further, although thefirst delay element 302 is depicted as a buffer, it should be understood that it not limited to any particular type of structure, and can also be, for example, a combinational logic element or a group or combinational logic elements, a passive element such as an inductor, resistor, capacitor, a combination of passive elements, or a section of microstrip or waveguide. - The
slow delay line 202 has an input online 304 to accept the clock signal. Here it should be noted that the clock edge (e.g., rising edge) preceding the first stop signal (e.g., rising edge) is used as a reference, and may be referred to as a first clock signal or a first period of the clock signal. Theslow delay line 202 comprises a first plurality ofsecond delay elements 306 connected in series with an output between each second delay element. Eachsecond delay element 306 has a second time delay, which is greater than the first time delay. Thesampler 204 comprises a first plurality of clockedbuffers 308 connected in series with a sample output between each clocked buffer. Each clockedbuffer 308 has a signal input connected to the output of a correspondingfirst delay element 302, and a clock input connected to the output of a correspondingsecond delay element 306. In this example, the clockedbuffer 308 is depicted as a D flip-flop, however, it such be understood that the function of edge detection can be provided by a variety of other edge detection circuits. - The
resampler 206 has an input to accept the first plurality of clocked buffer outputs, and anoutput 310 to supply a first plurality of time-to-digital converter (TDC) output bits (e.g., n bits) representing a time delay between the first stop signal and the first period of the first clock signal. For example, the output bits may read a “0” value, starting from the left (initial) bit until the first stop signal coincides with clock signal, and thereafter supply “1” value bits. Critically, the TDC output bits represent a valid accurate delay value regardless of the duration in delay between the first stop signal and the second stop signal. One exception to this rule is if the delay between second stop signal and the first stop signal is less than the first delay associated withfirst delay element 302. In some aspect, a thermometer-to-binary block 208 is used to convert theresampler output 310 to a binary value (Dout) online 312. The binary values may, for example, be values that are easier to mathematically manipulate or store. - As explained in more detail below, the
resampler 206 comprises a first plurality ofcells 314 ordered in an array. Eachcell 314 has a signal input connected to a corresponding sample output, and a TDC output bit delayed with respect to the order of the cell in the array. - In the prior art (see
FIG. 1A ), all the bits are supplied simultaneously by the second bank of flip-flops (after the sampler) at the rising edge of the clock. This method works fine as long as the second stop signal does not arrive before the rising edge of the clock and before the first stop signal has travelled all the way through the whole fast delay line. If the second stop signal is sent earlier, some bits of the output are associated with the first time period to be measured and other bits with the second time period to be measured. At the boundary some of the bits may be meta-stable, without a proper logic value. The use of the resampler cells solves this problem. -
FIG. 4 is a schematic block diagram depicting a first exemplary resampler cell. In one aspect, eachresampler cell 314 comprises a clockedbuffer 400 having an input online 402 connected to a corresponding sample output (Din), an input online 404 to accept a clock signal, and an output online 406 to supply a resampled signal. For example, the clockedbuffer 400 may be a D flip-flop, but other edge detection circuitry may also be used. Adelay circuit 408 has an input online 406 to accept the resampled signal, and an output online 410 to supply a delayed resampled signal as a TDC output bit. The clockedbuffer 400 may be designed to supply a resampled signal responsive to either the positive edge or negative edge of the clock signal. -
FIG. 5 is a schematic block diagram depicting a second exemplary resampler cell. In this aspect, thedelay circuit 408 is a programmable delay circuit having an input online 412 to accept a delay control signal. As a result, the TDC output bit is supplied online 410 with a delay duration responsive to the delay control signal online 412. -
FIG. 6 is a schematic block diagram depicting a third exemplary sampler cell. In this aspect, eachresampler cell 314 comprises a first clockedbuffer 400 a having an input connected to a corresponding sample output on line 402 (Din), an input to accept a clock signal online 404, and an output to supply a firstresampled signal 406 a responsive to a positive edge of the clock signal. A second clockedbuffer 400 b has an input connected to the corresponding sample output online 402, an input to accept the clock signal online 404, and an output to supply a secondresampled signal 406 b responsive to a negative edge of the clock signal. A multiplexer (MUX) 600 has inputs accepting the first and second resampled signals online line 602, and an output to supply aresampled signal 604 selected in response to the MUX control signal. Adelay circuit 408 has an input online 604 to accept the selected resampled signal, and an output online 410 to supply a delayed resampled signal as a TDC output bit. -
FIG. 7 is a schematic block diagram depicting a fourth exemplary resampler cell. In this aspect, eachresampler cell 314 comprises a first clockedbuffer 400 a, here depicted as a D flip-flop, having an input connected to a corresponding sample output on line 402 (Din), an input to accept a clock signal online 404, and an output to supply a firstresampled signal 406 a responsive to a positive edge of the clock signal. A second clockedbuffer 400 b has an input connected to the corresponding sample output online 402, an input to accept the clock signal online 404, and an output to supply a secondresampled signal 406 b responsive to a negative edge of the clock signal. AMUX 600 has inputs accepting the first and second resampled signals online line 602, and an output to supply aresampled signal 604 selected in response to the MUX control signal. Aprogrammable delay circuit 700 having an input to accept a delay control (delay select) signal online 702, and an output online 410 to supply the TDC output bit with a delay duration responsive to the delay control signal. - Here, the
programmable delay circuit 700 is enabled as a series of M connected D flip-flops 704, where M is not limited to any particular value, and an M-to-1MUX 706. The output ofMUX 706 is buffered with an additional D flip-flop. The programmable delay could be enabled using other circuit components, as would be known by one with ordinary skill in the art. - Using both positive and negative edges of the clock on
line 404, theresamplers 314 are capable of capturing two versions of the thermometer code. If one clock edge falls close to the transition of the data bit, the value captured by the opposite clock edge is used. A 2:1multiplexer 600 is used to select between the two versions. After the multiplexer 600 a programmable number of single-clock cycle delays is implemented using, for example, a chain of flip-flops 704 and asecond multiplexer 706. This delay control allows alignment of the captured data bits. Once determined by using an initial calibration cycle or some other means, the multiplexer control signals are kept static. An example of MUX control values for a whole array of resampler cells is shown in Table 1 for the scenario where the clock period is 19 tap delays (delay elements) long. -
TABLE 1 Thermometer bits Edge select Delay select 1-10 Positive 3 11-19 Negative 3 20-29 Positive 2 30-38 Negative 2 39-48 Positive 1 49-57 Negative 1 58-63 Positive 0 -
FIG. 8 is a schematic block diagram of an exemplary incrementing device. Theincrementing device 800 has a first plurality of control word outputs, each control word output corresponding to a resampler cell. Shown are resampler cells 314-k and 314-(k+1) accepting, respectively, control words on lines 802-k and 802-(k+1). The control words include a MUX control signal online 602 of each resampler cell, here represented as a single least significant bit (LSB), which periodically changes in response to the order of the cell in the array. For example, resampler cell 314-k may be enabled to pass the resampled signal clocked on the rising edge, while resampler cell 314-(k+1) may be enabled to pass the resampled signal clocked on the falling edge. The control words also supply a delay control signal online 702 of each resampler cell, here represented as a plurality of most significant bits (MSBs), which changes the delay duration in responsive to the order of the cell in the array. For example, and briefly referring toFIG. 7 , resampler cell 314-k may be enabled with a delay of two clocked buffers, while resampler cell 314-(k+1) may be enabled with a delay of a single clocked buffer. - In one aspect as shown, the
incrementing device 800 comprises a first plurality ofsummers 804 connected in series. Eachsummer 804 has an output connected to supply a control word to corresponding resampler cell and a first input to accept a control word from an adjacent summer. For example, thesummer 804 supplying the control word on line 802-k accepts an input on line 802-(k+1). Eachsummer 804 also has a second input to accept an augmentation term modifying the control word accepted at the first input. As shown, thesummer 804 supplying the control word on line 802-k accepts an augmentation term (ctr(k)) on line 806-k, and the summer supplying the control word on line 802-(k+1) accepts an augmentation term (ctr(k+1)) on line 806-(k+1). As shown, the control word moves in a “direction” from the resampler cells associated with last delay elements (most delayed) in the fast and slow delay lines, to the resampler cells associated with the initial delay elements (least delayed), and augments the control word through addition. Alternatively but not shown, the “direction” of the control word may be reversed and the augmentation terms subtracted. -
FIG. 9 is a schematic block diagram of a second exemplary incrementing device. As each resampler cell has its own unique control word with multiplexer and delay control bits, the total number of bits can become very large and pose a routing problem. One way to reduce the number of control bits is to use only one bit per cell and some logic as shown inFIG. 8 . This is possible because, if properly coded, the control word values for adjacent cells may only differ by one, and thus, it is possible to generate control word values using one bit of control (e.g., augmentation) and the control word from a neighboring cell. To further alleviate the potential routing problem the one-bit control signals can be distributed by using ashift register 900, in cooperation with a control signal and a shift signal, as shown inFIG. 9 . -
FIG. 10 is a schematic block diagram depicting a time-differential version of the TPWQ. In this aspect, the fast delay line comprises a firstfast delay 200 a line having an input online 300 a to accept the first stop signal (stop_p), with a first plurality offirst delay elements 302 connected in series. A second fast delay line 200 b has an input online 300 b to accept a parallel first stop signal (stop_n), nominally accepted at the same time as the first stop signal online 300 a. The second fast delay line 200 b also has a first plurality offirst delay elements 302 connected in series. A singleslow delay line 202, with seconddelay line elements 306, is used, as in the example ofFIG. 3A . As the slow (reference) delay line is shared between the positive (first fast delay line) and the negative (second fast delay line) half circuits, jitter and other errors associated with it cancel out. - Both stop signals may have the same polarity, and the time duration that the TPWQ is digitizing is the difference between the stop_p and stop_n signals. As the difference is not always positive (stop_n may, or may not come before stop_p), it is not possible to measure the difference directly. Instead, both are independently measured against the clock (start) signal and the final result is obtained by taking the difference of these two measurement results.
- The sampler comprises a
first sampler 204 a with a first plurality of clocked buffers 308. Each clockedbuffer 308 has an input connected to the output of a correspondingfirst delay element 302 in the firstfast delay line 200 a, and a clock input connected to the output of a correspondingsecond delay element 306 of theslow delay line 202. Asecond sampler 204 b has a first plurality of clockedbuffers 308, where each clocked buffer has an input corrected to the output of a correspondingfirst delay element 302 in the second fast delay line 200 b, and a clock input connected to the output of a correspondingsecond delay element 306 of theslow delay line 202. - The resampler comprises a
first resampler 206 a having an input to accept the first plurality of clocked buffer outputs from thefirst sampler 204 a. Thefirst resampler 206 a has anoutput 310 a to supply a first plurality of TDC output bits representing a time delay between the first stop signal and the first period of the clock signal, as explained above in the description ofFIG. 3A . Asecond resampler 206 b has an input to accept the first plurality of clocked buffer outputs from thesecond sampler 204 b, and anoutput 310 b to supply a first plurality of differential TDC output bits representing a time delay between the parallel first stop signal and the first period of the clock signal. - A
subtractor 1002 has an inputs onlines binary blocks 208 a and 200 b, and the differential binary codes subtracted. -
FIG. 11 is a block diagram of a TPWQ analog-to-digital converter (ADC). TheADC 1100 comprises a voltage-to-time circuit 1102 having an input online 1104 to accept an analog voltage and an output online 300 to supply a stop signal having a time delay corresponding to a sampled analog voltage level. In this aspect, the voltage-to-time circuit 1102 accepts a clock signal online 304, which is passed on to theTPWQ 210. The voltage-to-time circuit 1102 first samples, and then converts the incoming signal voltage into the time domain by means of pulse position modulation. Once the analog information is in the form of a pulse edge position, it is digitized with theTPWQ 210. - Details of the TPWQ are explained in the description of
FIG. 3A , and are not repeated here in the interest of brevity. Although a single-ended stop signal is shown in the block diagram, it should be understood that ADC could also be enabled with the differential TPWQ ofFIG. 10 . In the example shown, the resampler supplies a first plurality of TDC output bits representing a time delay between the stop signal online 300 and a first period of the clock signal online 304, which corresponds to the analog input signal voltage online 1104. The TDC output bits are valid and accurate regardless of a rate at which the analog input signal voltage is sampled. -
FIG. 12 is a schematic block diagram of an exemplary voltage-to-time circuit. In a manner similar to a well-known single-slope ADC, by adjusting the ramp rate through the control of the discharge current, it is possible to make a trade-off between the conversion time (i.e. sampling rate) and the dynamic range. The voltage-to-time converter circuit can be modeled with the transfer function Tout=Kv*Vin, where Kv is a conversion factor between voltage and time and has the unit of seconds per volt [s/V]. In this circuit the numerical value of the conversion factor is determined by the size of the capacitor and the value of the discharge current. - If used in an ADC, the ADC would have an input voltage range between some Vmin and Vmax. For simplicity it can assumed that Vmin is zero. According to the transfer function there is a maximum ramp duration Tmax=Kv*Vmax. If the ADC operates at sample rate fs=1/Ts, the maximum possible Tmax<Ts. Otherwise, the longest possible ramp cannot be completed before the ADC starts to process the next sample. In practice, when the sample-and-hold operation is also considered, the maximum time available for the ramp is about Ts/2.
- If the TPWQ that follows the voltage-to-time circuit has a fixed time resolution with a corresponding LSB size Tlsb, the number of digital levels is Tmax/Tlsb. For instance, if this number is 128, the TDC (and the ADC) has a resolution of 7 bits. An increase (or decrease) in the resolution can be done by changing Tlsb, but that may not be always possible. On the other hand, if there is time available, Tmax may be increased. Thus, changes in Tmax may be used to realize an ADC that has variable resolution. For example, at the maximum sampling rate the ADC has a certain resolution that can be increased by lowering the sampling rate while simultaneously reducing the discharge rate in the voltage-to-time circuit.
-
FIG. 13 is a timing diagram depicting a waveform associated with the TDC output (thermometer coded data) bits. The TPWQ described herein is able to operate at rates Tclk<Tdel (seeFIG. 3B ). As such, more than one pair of pulses can travel simultaneously along the delay lines without corrupting one another. The use of the resampler, added to the output of the sampler, solves two problems. It prevents metastability when the data bit changes are close to the capturing clock edge, and it correctly realigns the different data bits that belong to one signal sample. -
FIG. 14 is a flowchart illustrating a method for converting a time sensitive signal to a digital value. Alternatively, this method is referred to as “Pulse Train Quantization, “Traveling Pulse Wave Quantization”, or “Pulse Position Train Quantization”. Although the method is depicted as a sequence of numbered steps for clarity, the numbering does not necessarily dictate the order of the steps. It should be understood that some of these steps may be skipped, performed in parallel, or performed without the requirement of maintaining a strict order of sequence. Generally however, the method follows the numeric order of the depicted steps, and can be enabled with the circuitry described above. The method starts atStep 1400. -
Step 1402 accepts a clock signal.Step 1404 accepts a first stop signal at a non-predetermined time after the acceptance of a first period of the clock signal.Step 1406 delays the first stop signal by a first time delay, a first plurality of times, to create a delayed first stop signal.Step 1408 delays the clock signal by a second time delay, a first plurality of times, to create a delayed clock signal first period. Each second time delay is associated with a corresponding first time delay, and the second time delay is greater than the first time delay. -
Step 1410 counts the number of first time delays. When the delayed first stop signal occurs before the delayed clock signal first period,Step 1412 stops the count. Step 1414 converts the count into a digital value. The digital value is accurate and uncorrupted, regardless of the duration in delay between the first stop signal and a second stop signal accepted after the first stop signal. - Actually, either the first time delays or second time delays can be counted in
Step 1410, as the result is the same. When the crossing happens Td+k*T1=k*T2, or Td=k*(T2−T1), where Td is the time to be measured, k is the number of time delays, and T2−T1 is the difference of slow (second) delay and fast (first) delay. Alternatively stated,Step 1410 counts the number of first time delays associated with the first stop signal while simultaneously counting the number of first time delays associated with the second stop signal. - In one aspect, counting the number of delays in
Step 1410 includes substeps.Step 1410 a creates a tally of first (or second) time delays.Step 1410 b delays the recordation of each tally in response to the order in which the tally occurs, where an initial tally is assigned a longer delay than a subsequent tally. - In another aspect for use as an ADC,
Step 1401 a accepts an analog signal having a voltage, andStep 1401 b converts the analog signal into the first stop signal. Then, converting the count into the digital value in Step 1414 includes converting the count into a digital value representing the analog signal voltage. - A TPWQ, an ADC based on a TPWQ, and an associated method of digitizing time delays have been provided. Examples of particular circuit components and hardware units have been presented to illustrate the invention. However, the invention is not limited to merely these examples. Other variations and embodiments of the invention will occur to those skilled in the art.
Claims (20)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/681,206 US9098072B1 (en) | 2012-09-05 | 2015-04-08 | Traveling pulse wave quantizer |
US14/750,203 US9178528B1 (en) | 2012-09-05 | 2015-06-25 | Current impulse (CI) digital-to-analog converter (DAC) |
US14/927,077 US9281834B1 (en) | 2012-09-05 | 2015-10-29 | N-path interleaving analog-to-digital converter (ADC) with offset gain and timing mismatch calibration |
US14/979,186 US9323226B1 (en) | 2015-04-08 | 2015-12-22 | Sub-ranging voltage-to-time-to-digital converter |
Applications Claiming Priority (9)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/603,495 US8654000B2 (en) | 2011-09-17 | 2012-09-05 | Time-interleaved analog-to-digital converter for signals in any Nyquist zone |
US14/081,568 US8878577B2 (en) | 2012-09-05 | 2013-11-15 | System and method for frequency multiplier jitter correction |
US14/158,299 US9019137B1 (en) | 2014-01-17 | 2014-01-17 | Multiplying digital-to-analog converter |
US14/489,582 US8928513B1 (en) | 2014-09-18 | 2014-09-18 | Current steering digital-to-analog converter (DAC) switch driver |
US14/511,206 US8917125B1 (en) | 2012-09-05 | 2014-10-10 | Interleaving analog-to-digital converter (ADC) with background calibration |
US14/531,371 US9030340B1 (en) | 2012-09-05 | 2014-11-03 | N-path interleaving analog-to-digital converter (ADC) with background calibration |
US14/537,587 US9007243B2 (en) | 2012-09-05 | 2014-11-10 | System and method for customizing data converters from universal function dice |
US14/656,880 US9258004B2 (en) | 2012-09-05 | 2015-03-13 | Customized data converters |
US14/681,206 US9098072B1 (en) | 2012-09-05 | 2015-04-08 | Traveling pulse wave quantizer |
Related Parent Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/531,371 Continuation-In-Part US9030340B1 (en) | 2012-09-05 | 2014-11-03 | N-path interleaving analog-to-digital converter (ADC) with background calibration |
US14/656,880 Continuation-In-Part US9258004B2 (en) | 2012-09-05 | 2015-03-13 | Customized data converters |
Related Child Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/158,299 Continuation-In-Part US9019137B1 (en) | 2012-09-05 | 2014-01-17 | Multiplying digital-to-analog converter |
US14/750,203 Continuation-In-Part US9178528B1 (en) | 2012-09-05 | 2015-06-25 | Current impulse (CI) digital-to-analog converter (DAC) |
US14/927,077 Continuation-In-Part US9281834B1 (en) | 2012-09-05 | 2015-10-29 | N-path interleaving analog-to-digital converter (ADC) with offset gain and timing mismatch calibration |
Publications (2)
Publication Number | Publication Date |
---|---|
US20150212494A1 true US20150212494A1 (en) | 2015-07-30 |
US9098072B1 US9098072B1 (en) | 2015-08-04 |
Family
ID=53678957
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/681,206 Active US9098072B1 (en) | 2012-09-05 | 2015-04-08 | Traveling pulse wave quantizer |
Country Status (1)
Country | Link |
---|---|
US (1) | US9098072B1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170038738A1 (en) * | 2014-04-23 | 2017-02-09 | Huawei Technologies Co., Ltd. | Time-to-digital converter, frequency tracking apparatus and method |
CN108432143A (en) * | 2016-04-12 | 2018-08-21 | 密克罗奇普技术公司 | Time-based delay line A/D converter |
US10771048B2 (en) * | 2019-01-31 | 2020-09-08 | Stmicroelectronics (Crolles 2) Sas | Measurement of the duration of a pulse |
CN112165586A (en) * | 2020-09-28 | 2021-01-01 | 成都微光集电科技有限公司 | ADC (analog-to-digital converter) function safety checking device and method, CMOS (complementary metal oxide semiconductor) image sensor and reference pixel unit |
WO2021047758A1 (en) * | 2019-09-10 | 2021-03-18 | Huawei Technologies Co., Ltd. | Time difference determining device |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6296932B2 (en) * | 2014-07-18 | 2018-03-20 | 株式会社東芝 | Delay circuit |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5703838A (en) | 1996-02-16 | 1997-12-30 | Lecroy Corporation | Vernier delay line interpolator and coarse counter realignment |
DE602006008357D1 (en) | 2006-02-17 | 2009-09-17 | Verigy Pte Ltd Singapore | IMPLEMENTATION OF TIME IN DIGITAL WITH DELAY PROVISION OF DELAY ELEMENTS |
TWI328932B (en) | 2006-11-10 | 2010-08-11 | Ind Tech Res Inst | Cycle time to digital converter |
KR100845133B1 (en) | 2006-11-15 | 2008-07-10 | 삼성전자주식회사 | High resolution time-to-digital converter |
KR100852180B1 (en) | 2006-11-24 | 2008-08-13 | 삼성전자주식회사 | Time-to-digital converter |
US7564284B2 (en) * | 2007-03-26 | 2009-07-21 | Infineon Technologies Ag | Time delay circuit and time to digital converter |
US7804290B2 (en) * | 2007-09-14 | 2010-09-28 | Infineon Technologies, Ag | Event-driven time-interval measurement |
US8064561B2 (en) * | 2007-09-16 | 2011-11-22 | Infineon Technologies Ag | Determining a time interval based on a first signal, a second signal, and a jitter of the first signal |
JP4443616B2 (en) * | 2008-03-07 | 2010-03-31 | 株式会社半導体理工学研究センター | Time digital conversion circuit |
US8138956B2 (en) | 2008-06-02 | 2012-03-20 | Mediatek Inc. | CABAC encoder and CABAC encoding method |
US8212547B2 (en) * | 2008-07-24 | 2012-07-03 | Stmicroelectronics International N.V. | System and method for on-chip duty cycle measurement |
KR101215760B1 (en) * | 2008-08-01 | 2012-12-26 | 가부시키가이샤 어드밴티스트 | Time measurement circuit, time measurement method, time digital converter and test device using the same |
US7999707B2 (en) | 2008-12-02 | 2011-08-16 | Electronics And Telecommunications Research Institute | Apparatus for compensating for error of time-to-digital converter |
US7782104B2 (en) | 2008-12-23 | 2010-08-24 | Intel Corporation | Delay element array for time-to-digital converters |
US8138958B2 (en) * | 2009-01-30 | 2012-03-20 | Auburn University | Vernier ring time-to-digital converters with comparator matrix |
US7893861B2 (en) * | 2009-06-30 | 2011-02-22 | International Business Machines Corporation | Time-to-digital based analog-to-digital converter architecture |
WO2011058142A1 (en) | 2009-11-13 | 2011-05-19 | St-Ericsson (Grenoble) Sas | Time-to-digital converter with successive measurements |
US8222607B2 (en) * | 2010-10-29 | 2012-07-17 | Kabushiki Kaisha Toshiba | Apparatus for time to digital conversion |
KR101214976B1 (en) | 2011-11-01 | 2012-12-24 | 포항공과대학교 산학협력단 | Noise shaping time digital converter using a delta sigma modulating method |
US8471736B1 (en) | 2012-04-06 | 2013-06-25 | Panasonic Corporation | Automatic adjusting circuit and method for calibrating vernier time to digital converters |
US8976053B1 (en) | 2013-10-04 | 2015-03-10 | Amlogic Co., Ltd. | Method and apparatus for Vernier ring time to digital converter with self-delay ratio calibration |
-
2015
- 2015-04-08 US US14/681,206 patent/US9098072B1/en active Active
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170038738A1 (en) * | 2014-04-23 | 2017-02-09 | Huawei Technologies Co., Ltd. | Time-to-digital converter, frequency tracking apparatus and method |
US9720380B2 (en) * | 2014-04-23 | 2017-08-01 | Huawei Technologies Co., Ltd. | Time-to-digital converter, frequency tracking apparatus and method |
CN108432143A (en) * | 2016-04-12 | 2018-08-21 | 密克罗奇普技术公司 | Time-based delay line A/D converter |
US10771048B2 (en) * | 2019-01-31 | 2020-09-08 | Stmicroelectronics (Crolles 2) Sas | Measurement of the duration of a pulse |
WO2021047758A1 (en) * | 2019-09-10 | 2021-03-18 | Huawei Technologies Co., Ltd. | Time difference determining device |
CN112165586A (en) * | 2020-09-28 | 2021-01-01 | 成都微光集电科技有限公司 | ADC (analog-to-digital converter) function safety checking device and method, CMOS (complementary metal oxide semiconductor) image sensor and reference pixel unit |
Also Published As
Publication number | Publication date |
---|---|
US9098072B1 (en) | 2015-08-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9098072B1 (en) | Traveling pulse wave quantizer | |
US9484945B1 (en) | Asynchronous successive-approximation-register analog-to-digital converter (SAR ADC) in synchronized system | |
Razavi | Problem of timing mismatch in interleaved ADCs | |
KR100972370B1 (en) | Rail-to-rail delay line for time analog-to-digital converters | |
Tousi et al. | A miniature 2 mW 4 bit 1.2 GS/s delay-line-based ADC in 65 nm CMOS | |
JP6722900B2 (en) | Time interleave type AD converter | |
JP6090983B2 (en) | Pipelined analog-to-digital converter and conversion method with reduced power consumption | |
JPWO2010013385A1 (en) | Time measuring circuit, time measuring method, time digital converter using them, and test apparatus | |
CN106537786A (en) | Asynchronous successive-approximation-register analog-to-digital converter (SAR ADC) in synchronized system | |
CN110401443B (en) | Metastable state detection elimination circuit of synchronous clock ADC circuit | |
JP5666813B2 (en) | Time width measuring device | |
US9912344B1 (en) | Sort-and delay methods for time-to-digital conversion | |
JP5577232B2 (en) | Time digital converter | |
Shin et al. | Column parallel single-slope ADC with time to digital converter for CMOS imager | |
KR102082288B1 (en) | Double data rate counter, and analog-digital converting apparatus and cmos image sensor thereof using that | |
US6548997B1 (en) | Mechanism for measurement of time duration between asynchronous events | |
CN110673463A (en) | High-linearity multi-channel tap delay line time-to-digital converter | |
US7315593B2 (en) | Hyperfine oversampler method and apparatus | |
Függer et al. | Metastability-aware memory-efficient time-to-digital converters | |
US8669897B1 (en) | Asynchronous successive approximation register analog-to-digital converter and operating method thereof | |
Macpherson et al. | A 2.5 GS/s 3-bit time-based ADC in 90nm CMOS | |
Labhane et al. | Various architectures of analog to digital converter | |
Arakawa et al. | Linearity improvement technique of multi-bit sigma-delta TDC for timing measurement | |
JP6938344B2 (en) | Time digital conversion circuit | |
Szyduczynski et al. | Behavioral Modelling and Optimization of a Cyclic Feedback-Based Successive Approximation TDC with Dynamic Delay Equalization |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: IQ-ANALOG CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:WALTARI, MIKKO;REEL/FRAME:035356/0924 Effective date: 20150406 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: M2551) Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: 7.5 YR SURCHARGE - LATE PMT W/IN 6 MO, SMALL ENTITY (ORIGINAL EVENT CODE: M2555); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: M2552); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY Year of fee payment: 8 |
|
AS | Assignment |
Owner name: AMERICAN RESEARCH CAPITAL, LLC, WASHINGTON Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:IQ-ANALOG CORPORATION;REEL/FRAME:065360/0388 Effective date: 20231016 |