US20150076523A1 - Semiconductor device - Google Patents
Semiconductor device Download PDFInfo
- Publication number
- US20150076523A1 US20150076523A1 US14/551,535 US201414551535A US2015076523A1 US 20150076523 A1 US20150076523 A1 US 20150076523A1 US 201414551535 A US201414551535 A US 201414551535A US 2015076523 A1 US2015076523 A1 US 2015076523A1
- Authority
- US
- United States
- Prior art keywords
- region
- face
- crystal face
- semiconductor device
- type
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 102
- 239000013078 crystal Substances 0.000 claims abstract description 193
- 229910010271 silicon carbide Inorganic materials 0.000 claims abstract description 119
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical group [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 claims abstract description 112
- 230000005669 field effect Effects 0.000 description 65
- 108091006146 Channels Proteins 0.000 description 52
- 238000000034 method Methods 0.000 description 36
- 239000012535 impurity Substances 0.000 description 28
- 230000008569 process Effects 0.000 description 23
- 230000037230 mobility Effects 0.000 description 14
- 238000005530 etching Methods 0.000 description 13
- 238000004519 manufacturing process Methods 0.000 description 13
- 238000005468 ion implantation Methods 0.000 description 12
- 108090000699 N-Type Calcium Channels Proteins 0.000 description 11
- 102000004129 N-Type Calcium Channels Human genes 0.000 description 11
- 238000000206 photolithography Methods 0.000 description 11
- 108010075750 P-Type Calcium Channels Proteins 0.000 description 9
- 238000000151 deposition Methods 0.000 description 7
- 230000008021 deposition Effects 0.000 description 6
- 238000010586 diagram Methods 0.000 description 5
- 230000006870 function Effects 0.000 description 5
- 239000000758 substrate Substances 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 238000000137 annealing Methods 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 230000009286 beneficial effect Effects 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 229910052681 coesite Inorganic materials 0.000 description 2
- 239000000470 constituent Substances 0.000 description 2
- 229910052906 cristobalite Inorganic materials 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 229910052682 stishovite Inorganic materials 0.000 description 2
- 229910052905 tridymite Inorganic materials 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 230000001747 exhibiting effect Effects 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 230000000704 physical effect Effects 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
- H01L29/045—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes by their particular orientation of crystalline planes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/02433—Crystal orientation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/8213—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using SiC technology
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0605—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits made of compound material, e.g. AIIIBV
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
- H01L27/0922—Combination of complementary transistors having a different structure, e.g. stacked CMOS, high-voltage and low-voltage CMOS
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
- H01L27/0924—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors including transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
- H01L29/1608—Silicon carbide
Definitions
- the crystal face of the second crystal face 100 b of the silicon carbide region 100 in the semiconductor device 130 is the (11-20) face similar to the semiconductor device 110 according to the first embodiment.
- the second crystal face 100 a may be a surface (side face) of a layer of crystal that has grown on the surface 101 a of the SiC wafer 101 a.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
According to one embodiment, a semiconductor device includes a first and a second transistor. The first transistor includes a first and a second region of a first conductivity type and a third region of a second conductivity type. The first region is disposed along a first crystal face of a silicon carbide region. The silicon carbide region has the first crystal face and a second crystal face. The second and the third region are disposed along the first face. The third region is provided between the first and the second region. The second transistor includes a fourth and fifth region of the second type and a sixth region of the first type. The fourth, the fifth and the sixth region are disposed along the second face of the silicon carbide region. The sixth region is provided between the fourth and the fifth region.
Description
- This application is a division of and claims the benefit of priority under 35 U.S.C. §120 from U.S. Ser. No. 13/782,318 filed Mar. 1, 2013, and claims the benefit of priority under 35 U.S.C. §119 from Japanese Patent Application No. 2012-170280 filed Jul. 31, 2012; the entire contents of each of which are incorporated herein by reference.
- Embodiments described herein relate generally to a semiconductor device.
- Silicon carbide (SiC) has excellent physical properties exhibiting 3 times the band gap, approximately 10 times the breakdown field strength, and approximately 3 times the thermal conductivity compared to silicon (Si). Utilizing these properties of SiC allows a semiconductor device having excellent low-loss and high temperature operation to be realized.
- A semiconductor device in which such SiC is used may also be considered for a configuration that has embedded transistors of different conductivity types (for example, a complementary metal oxide semiconductor (CMOS)).
- Improvement in different switching characteristics is important in a semiconductor device that uses SiC.
-
FIGS. 1A and 1B are schematic views illustrating examples of configurations of a semiconductor device according to a first embodiment; -
FIG. 2 is a diagram illustrating a relationship between gate voltage and carrier mobility; -
FIGS. 3A and 3B are diagrams illustrating a CMOS inverter; -
FIGS. 4A to 4C schematically illustrate an example of a method for manufacturing the semiconductor device; -
FIGS. 5A and 5B are schematic views illustrating examples of configurations of a semiconductor device according to a second embodiment;FIGS. 6A and 6B are schematic views illustrating examples of configurations of a semiconductor device according to a third embodiment; -
FIGS. 7A to 7C schematically illustrate an example of a method for manufacturing the semiconductor device; -
FIG. 8 is a schematic view illustrating an example of a configuration of a semiconductor device according to a fourth embodiment; and -
FIGS. 9A and 9B are schematic cross-sectional views illustrating examples of a configuration of a semiconductor device according to the fourth embodiment. - In general, according to one embodiment, a semiconductor device includes a first transistor and a second transistor. The first transistor includes a first region of a first conductivity type, a second region of the first conductivity type and a third region of a second conductivity type. The first region is disposed along a first crystal face of a silicon carbide region. The silicon carbide region has the first crystal face and a second crystal face having a different plane orientation from the plane orientation of the first crystal face. The second region is disposed along the first crystal face. The third region is provided between the first region and the second region. The third region is disposed along the first crystal face. The second transistor includes a fourth region of the second conductivity type, a fifth region of the second conductivity type and a sixth region of the first conductivity type. The fourth region is disposed along the second crystal face of the silicon carbide region. The fifth region is disposed along the second crystal face. The sixth region is provided between the fourth region and the fifth region. The sixth region is disposed along the second crystal face.
- Various embodiments will be described hereinafter with reference to the accompanying drawings.
- Note that the drawings are schematic or simplified illustrations and that relationships between thicknesses and widths of parts and proportions in size between parts may differ from actual parts. Also, even where identical parts are depicted, mutual dimensions and proportions may be illustrated differently depending on the drawing.
- Note that in the drawings and specification of this application, the same numerals are applied to constituents that have already appeared in the drawings and have been described, and repetitious detailed descriptions of such constituents are omitted.
- Further, in the following description, the + and − symbols attached to the notations of n and p indicating the n-type and p-type conductive types show relative high and low impurity concentrations in the conductivity types respectively.
- Further, in the following description, planes offset in a range of 8 degrees to the crystal face are included in the plane orientation illustrating the crystal face.
-
FIGS. 1A and 1B are schematic views illustrating examples of configurations of a semiconductor device according to a first embodiment. -
FIG. 1A illustrates a schematic perspective view of asemiconductor device 110, andFIG. 1B schematically illustrates a layout of a transistor region. Note that the broken line shown inFIG. 1A shows a state prior to removing (etching or the like) asurface 101 a of anSiC wafer 101. - As illustrated in
FIG. 1A , thesemiconductor device 110 according to the first embodiment is provided with a first field effect transistor (first transistor) Tr1 provided on asilicon carbide region 100 and a second field effect transistor (second transistor) Tr2 provided on thesilicon carbide region 100. - The
silicon carbide region 100 has afirst crystal face 100 a and asecond crystal face 100 b. Thesilicon carbide region 100 includes for example, an SiC wafer (substrate) 101 and acrystal layer 102 provided on theSiC wafer 101. - The polytype of the
silicon carbide region 100 is 4H. In other words, thesilicon carbide region 100 is a 4H-SiC. In the embodiment, a surface (first face) 101 a of theSiC wafer 101 is a (000-1) face (C face). Thefirst crystal face 100 a is one of the crystal face of the 4H-SiC crystal faces which are thesilicon carbide region 100 Thefirst crystal face 100 a is the surface 101A of, for example, theSiC wafer 101. In other words, thefirst crystal face 100 a is, for example, the (000-1) face of the 4H-SiC. Note that thefirst crystal face 100 a may be a surface of a layer of crystal that has grown on thesurface 101 a of theSiC wafer 101. - The
second crystal face 100 b has a different plane orientation from the plane orientation of thefirst crystal face 100 a. Thesecond crystal face 100 b in the embodiment is a face that is orthogonal to thefirst crystal face 100 a. Thesecond crystal face 100 b is, for example, a (11-20) face (a face). In the embodiment, thesecond crystal face 100 b is a side face (second base) 102 s of, for example, thecrystal layer 102. Note that thesecond crystal face 100 b may be a face equivalent to the (11-20) face (a face). - As illustrated in
FIG. 1B , a first field effect transistor Tr1 has an n-type (first conductivity type in the embodiment) source region (first region) 11, an n-type drain region (second region) 12, a p-type (second conductivity type in the embodiment) channel region (third region) 13 provided between thesource region 11 and thedrain region 12. Here, thesource region 11, thedrain region 12, and thechannel region 13 are disposed along thefirst crystal face 100 a. - A first gate insulating film (first insulating film) 31 is provided on top of the
channel region 13, and a first gate electrode (first electrode) G1 is provided on top of the firstgate insulating film 31. The first field effect transistor Tr1, when ON state, forms an n-type channel in thechannel region 13. In other words, the first field effect transistor Tr1 is an n-channel metal oxide semiconductor field effect transistor (MOSFET). Note that in the first field effect transistor Tr1, the channel is formed along thefirst crystal face 100 a. The first field effect transistor Tr1 may be formed in plurality on thefirst crystal face 100 a. - A second field effect transistor Tr2 has a p-type source region (fourth region) 21, a p-type (second conductivity type) drain region (fifth region) 22, and an n-type channel region (sixth region) 23 provided between the
source region 21 and thedrain region 22. Thesource region 21, thedrain region 22, and thechannel region 23 are disposed along thesecond crystal face 100 b. - A second gate insulating film (second insulating film) 32 is provided on top of the
channel region 23 and a second gate electrode (second electrode) G2 is provided on top of the secondgate insulating film 32. The second field effect transistor Tr2, when ON state, forms a p-type channel in thechannel region 23. In other words, the second field effect transistor Tr2 is a p-type MOSFET. Note that in the second field effect transistor Tr2, the channel is formed along thesecond crystal face 100 b. The second field effect transistor Tr2 may be formed in plurality on thesecond crystal face 100 b. - In this manner, with the
semiconductor device 110, transistors having conductivity types appropriate to the respective crystal face is provided for different crystal faces (first crystal face 100 a andsecond crystal face 100 b) of thesilicon carbide region 100 In thesemiconductor device 110, an n-channel MOSFET (first field effect transistor Tr1) in which a channel is formed along thefirst crystal face 100 a is provided and a p-channel MOSFET (second field effect transistor Tr2) in which a channel is formed along thesecond crystal face 100 b is provided. Disposing transistors having a conductivity type appropriate to the respective crystal face allows a sufficient level of performance to be achieved by the transistors having respective conductivity types in thesemiconductor device 110 in which SiC is used. - A description will be given here of a relationship between a crystal face and the characteristics of a transistor according to conductivity type.
-
FIG. 2 is a diagram illustrating a relationship between gate voltage Vg (V) and carrier mobility μFE (cm2/Vs). -
FIG. 2 illustrates the gate voltage dependence of carrier mobility for each of an n-channel MOSFET (hereinafter referred to as “n-FET (Si)”) formed along the (0001) face (Si face), an n-channel MOSFET (hereinafter referred to as “n-FET (C)”) formed along the (000-1) face (C face), a p-channel MOSFET (hereinafter referred to as “p-FET (Si)”) formed along the (0001) face (Si face), and a p-channel MOSFET (hereinafter referred to as “p-FET (C)”) formed along the (000-1) face (C face) respectively on a 4H-SiC substrate. - First, a description will be given of the mobility of the n-channel MOSFET (hereinafter referred to as “n-FET”). As shown in
FIG. 2 , it can be understood that the mobility of the n-FET (C) is higher than the mobility of the n-FET (Si). - Next, a description will be given of the mobility of the p-channel MOSFET (hereinafter referred to as “p-FET”). As shown in
FIG. 2 , the n-FET (C) remains OFF state irrespective of the gate voltage without switching. Therefore, the mobility of the n-FET (C) is zero. - Meanwhile, although the p-FET (Si) switches, the mobility thereof is smaller than the mobility of the n-FET (Si) formed along the same (0001) face (Si face).
- The result from this leads to the assumptions (1) and (2) given below for forming a device using transistors having different conductivity types on a 4H-SiC substrate. Note that the example given here is that of forming a CMOS device.
- (1) . . . Not suited to forming a CMOS device along the (000-1) face (C face). This is because the p-FET (C) formed along the (000-1) face (C face) does not operate normally. Therefore, in order to form a CMOS on an SiC substrate where the (000-1) (C face) face is the surface requires a technique for disposing the p-FET onto a crystal face other than the (000-1) face (C face).
- For example, there is a report that the p-FET operates on the (11-20) face that is orthogonal to the (000-1) face (C face) (see for example, M. Noborio et al., IEEE trans. Electron Devices, vol. 56, no. 9, pp. 1953-1958, Sep. 2009). Accordingly, providing a p-FET along on the (11-20) face is one solution.
- (2) . . . While a CMOS device created along the (0001) face (Si face) will operate, disposing one of an n-FET (Si) or a p-FET (Si) on another crystal face provides at least one advantage of either high performance or high integration.
- For example, there is a report in which the carrier mobility of an n-FET, when formed on the (11-20) face, is higher than when formed on the (0001) face (Si face) (see for example, M. Noborio et al., IEEE trans. Electron Devices, vol. 56, no. 9, pp. 1953-1958, Sep. 2009). Accordingly, providing an n-FET on the (11-20) face and providing a p-FET on the (0001) face (Si face) improve the operating speed of the CMOS.
- Also, a similar effect is provided by providing an n-FET on the (000-1) face (C face) and providing a p-FET on the (0001) face (Si face).
- In the
semiconductor device 110 according to the embodiment, transistor characteristics of respective conductivity types can be sufficiently demonstrated by using the relationship between the crystal face of the SiC and the characteristics of an n-FET and a p-FET as described above. In other words, in thesemiconductor device 110, the n-FET, which is the first field effect transistor Tr1, is provided along (000-1) face which is thefirst crystal face 100 a, and the p-FET, which is the second field effect transistor Tr2, is provided along (11-20) face which is thesecond crystal face 100 b. By this, the characteristics of thesemiconductor device 110 are improved when providing transistors having different conductivity types when using SiC. - In addition, the integration level of a CMOS circuit is improved when providing the p-FET on the (11-20) face. The p-FET has lower carrier mobility then the n-FET. Therefore, the channel width of the p-FET is preferred to be wider than the channel width of the n-FET. As with the
semiconductor device 110 according to the embodiment, providing the p-FET on the (11-20) face that is orthogonal to thesurface 101 a of theSiC wafer 101 makes the direction of the channel width of the p-FET to be orthogonal to thesurface 101 a. Accordingly, the occupied area of an entire CMOS is reduced compared to the case when the direction of the channel width of the p-FET is in the direction along thesurface 101 a. -
FIGS. 3A and 3B are diagrams illustrating a CMOS inverter. -
FIG. 3A shows a circuit diagram of the CMOS inverter, andFIG. 3B shows the input/output characteristics of the CMOS inverter. -
FIG. 3B shows the input/output characteristics of aCMOS inverter 190 according to a reference example in which the n-FET and p-FET of the CMOS inverter for the circuit shown inFIG. 3A are provided along the (0001) face (Si face), and it shows the input/output characteristics of aCMOS inverter 111 in which the n-FET is provided along (000-1) face (C face) and the p-FET is provided along (0001) face (Si face). - As illustrated in
FIG. 3B , it can be understood that theCMOS inverter 111 in which the n-FET and p-FET are provided on mutually different crystal faces has favorable inverter characteristics compared to theCMOS inverter 190 in which the n-FET and p-FET are provided on the same crystal face. - Next, a method for manufacturing the
semiconductor device 110 will be described. -
FIGS. 4A to 4C schematically illustrate an example of a method for manufacturing the semiconductor device. - Note that the broken lines shown in
FIGS. 4A to 4C show a state prior to removing (etching or the like) asurface 101 a of anSiC wafer 101. - First, an
SiC wafer 101 is prepared as illustrated inFIG. 4A . The SiC crystal polymorph of theSiC wafer 101 is 4H. Thesurface 101 a of theSiC wafer 101 is the (000-1) face. - Next, p-type impurities are implanted into a portion of the
surface 101 a of theSiC wafer 101 by photolithography and ion implantation processes. By this, a p-type region 101P is formed on theSiC wafer 101. - Next, as illustrated in
FIG. 4B , thecrystal layer 102 is formed using, for example, epitaxial growth, by introducing n-type impurities onto thesurface 101 a of theSiC wafer 101. Subsequently, a photolithography process is followed by an etching process to remove a portion of thecrystal layer 102 to thereby expose the surface 101Pa of the p-type region 101P. The surface 101Pa is thefirst crystal face 100 a. - Furthermore, removing a portion of the
crystal layer 102 forms theside face 102 s of thecrystal layer 102. Theside face 102 s is thesecond crystal face 100 b. The angle created by theside face 102 s of thecrystal layer 102 and the surface 101Pa of the p-type region 101P is not less than 72 degrees and not more than 98 degrees and is preferably close to 90 degrees. In addition, theside face 102 s of thecrystal layer 102 is preferably a face equivalent to the (11-20) face. - Next, as illustrated in
FIG. 4C , n-type impurities are introduced onto a portion of the surface 101Pa of the p-type region 101P by photolithography and ion implantation processes. By this, the n-type source region 11 and the n-type drain region 12 are formed. The area between thesource region 11 and thedrain region 12 is where the p-type channel region 13 resides where n-type impurities have not been introduced. - In addition, p-type impurities are introduced onto a portion of the
side face 102 s of thecrystal layer 102 by photolithography and ion implantation processes. The p-type impurities are introduced, for example, by oblique ion implantation onto theside face 102 s. By this, the p-type source region 21 and the p-type drain region 22 are formed. The area between thesource region 21 and thedrain region 22 is where the n-type channel region 23 resides where p-type impurities have not been introduced. - After the n-type and p-type impurities have been introduced, a high temperature annealing process is performed to activate the impurities. Subsequent processes for gate insulating film deposition, gate electrode deposition, and electrode etching are performed to form the first field effect transistor Tr1 which is an n-FET on the surface 101Pa of the p-
type region 101P, and to form the second field effect transistor Tr2 which is a p-FET on theside face 102 s of thecrystal layer 102. Thesemiconductor device 110 is completed after this manner. - Note that the
semiconductor device 110 becomes a CMOS device with the continuity of thedrain region 12 of the first field effect transistor Tr1 with thedrain region 22 of the second field effect transistor Tr2. Further, a power device and a CMOS device may be embedded on thesame SiC wafer 101 by, for example, creating a power MOSFET in a region other than in the region of theSiC wafer 101 where the CMOS device is created. The CMOS device may be used as a drive circuit and the like to control the embedded power device, or it may be used as an integrated circuit that functions on theSiC wafer 101 by configuring an arithmetic logic circuit or a high-speed memory circuit or the like. -
FIGS. 5A and 5B are schematic views illustrating examples of configurations of a semiconductor device according to a second embodiment. -
FIG. 5A illustrates a schematic perspective view of asemiconductor device 120, andFIG. 5B schematically illustrates a layout of a transistor region. Note that the broken line shown inFIG. 5A shows a state prior to removing (etching or the like) thesurface 101 a of theSiC wafer 101. - As illustrated in
FIG. 5A , thesemiconductor device 120 according to the second embodiment differs in the orientation of the crystal face of thesurface 101 a of theSiC wafer 101 compared to thesemiconductor device 110 according to the first embodiment. - In other words, in the
semiconductor device 120, thefirst crystal face 100 a of thesilicon carbide region 100 which is a 4H-SiC is the (0001) face. When thesurface 101 a of theSiC wafer 101 is thefirst crystal face 100 a, the crystal face of the surface of theSiC wafer 101 is the (0001) face. Note that thefirst crystal face 100 a may be a surface of a layer of crystal that has grown on thesurface 101 a of theSiC wafer 101. - The crystal face of the
second crystal face 100 b of thesilicon carbide region 100 in thesemiconductor device 120 is the (11-20) face similar to thesemiconductor device 110 according to the first embodiment. Thesecond crystal face 100 b may be a face equivalent to the (11-20) face. - As illustrated in
FIG. 5B , the first field effect transistor Tr1 has an n-type (first conductivity type in the embodiment) source region (first region) 11, an n-type drain region (second region) 12, a p-type (second conductivity type in the embodiment) channel region (third region) 13 provided between thesource region 11 and thedrain region 12. Here, thesource region 11, thedrain region 12, and thechannel region 13 are disposed along thefirst crystal face 100 a. - A first gate insulating film (first insulating film) 31 is provided on top of the
channel region 13, and a first gate electrode (first electrode) G1 is provided on top of the firstgate insulating film 31. The first field effect transistor Tr1, when ON state, forms an n-type channel in thechannel region 13. In other words, the first field effect transistor Tr1 is an n-FET. In the first field effect transistor Tr1, the channel is formed along thefirst crystal face 100 a. - A second field effect transistor Tr2 has a p-type source region (fourth region) 21, a p-type drain region (fifth region) 22, and the n-type channel region (sixth region) 23 provided between the
source region 21 and thedrain region 22. Thesource region 21, thedrain region 22, and thechannel region 23 are disposed along thesecond crystal face 100 b - A second gate insulating film (second insulating film) 32 is provided on top of the
channel region 23 and a second gate electrode (second electrode) G2 is provided on top of the secondgate insulating film 32. The second field effect transistor Tr2, when ON state, forms a p-type channel in thechannel region 23. In other words, the second field effect transistor Tr2 is a p-FET. In the first field effect transistor Tr2, the channel is formed along thesecond crystal face 100 b. - In this manner, in the
semiconductor device 120, the n-FET (the first field effect transistor Tr1) is provided along the (0001) face which is thefirst crystal face 100 a, and the p-FET (the second field effect transistor Tr2) is provided along (11-20) face which is thesecond crystal face 100 b. Disposing transistors having a conductivity type appropriate to the respective crystal face allows a sufficient level of performance to be achieved by the transistors having respective conductivity types in thesemiconductor device 120 in which SiC is used. - The method for manufacturing the
semiconductor device 120 is similar to the method for manufacturing thesemiconductor device 110 according to the first embodiment. The method for manufacturing thesemiconductor device 120 is similar to the method for manufacturing thesemiconductor device 110 other than the use of theSiC wafer 101 in which the crystal face is the (0001) face. - In the
semiconductor device 120, a similar circuit configuration to that of thesemiconductor device 110 according to the first embodiment may be adopted. In other words, it becomes a CMOS device with the continuity of thedrain region 12 of the first field effect transistor Tr1 with thedrain region 15 of the second field effect transistor Tr2. Further, a power device and a CMOS device may be embedded on thesame SiC wafer 101 by, for example, creating a power MOSFET in a region other than in the region of theSIC wafer 101 where the CMOS device is created. The CMOS device may be used as a drive circuit and the like to control the embedded power device, or it may be used as an integrated circuit that functions on theSiC wafer 101 by configuring arithmetic logic circuit or a high-speed memory circuit or the like. - In this manner, in the
semiconductor device 120, an n-channel MOSFET (first field effect transistor Tr1) in which a channel is formed along thefirst crystal face 100 a is provided and a p-channel MOSFET (second field effect transistor Tr2) in which a channel is formed along thesecond crystal face 100 b is provided. Disposing transistors having a conductivity type appropriate to the respective crystal face allows a sufficient level of performance to be achieved by the transistors having respective conductivity types in thesemiconductor device 120 in which SiC is used. - In the
semiconductor device 120 according to the embodiment, in addition to a similar effect to that of thesemiconductor device 110 according to the first embodiment, a beneficial effect is achieved in that mass production of a stable semiconductor device is possible because epitaxial growth on the Si face can be more stably performed than on the C face. -
FIGS. 6A and 6B are schematic views illustrating examples of configurations of a semiconductor device according to a third embodiment. -
FIG. 6A illustrates a schematic perspective view of asemiconductor device 130, andFIG. 6B schematically illustrates a layout of a transistor region. Note that the broken line shown inFIG. 6A shows a state prior to removing (etching or the like) thesurface 101 a of theSiC wafer 101. - As illustrated in
FIG. 6A , thesemiconductor device 130 according to the second embodiment differs in the orientation of the crystal face of thesurface 101 a of theSiC wafer 101 compared to thesemiconductor device 110 according to the first embodiment and thesemiconductor device 120 according to the second embodiment. - In other words, in the
semiconductor device 130, thefirst crystal face 100 a of thesilicon carbide region 100 which is a 4H-SiC is the (0001) face. When thesurface 101 a of theSiC wafer 101 is thefirst crystal face 100 a, the crystal face of the surface of theSiC wafer 101 is the (0001) face. Note that thefirst crystal face 100 a may be a surface of a layer of crystal that has grown on thesurface 101 a of theSiC wafer 101. - The crystal face of the
second crystal face 100 b of thesilicon carbide region 100 in thesemiconductor device 130 is the (11-20) face similar to thesemiconductor device 110 according to the first embodiment. Note that thesecond crystal face 100 a may be a surface (side face) of a layer of crystal that has grown on thesurface 101 a of theSiC wafer 101 a. - As illustrated in
FIG. 6B , the first field effect transistor Tr1 has a p-type (first conductivity type in the embodiment) source region (first region) 11, a p-type drain region (second region) 12, and an n-type (second conductivity type in the embodiment) channel region (third region) 13 provided between thesource region 11 and thedrain region 12. Here, thesource region 11, thedrain region 12, and thechannel region 13 are disposed along thefirst crystal face 100 a. - A first gate insulating film (first insulating film) 31 is provided on top of the
channel region 13, and a first gate electrode (first electrode) G1 is provided on top of the firstgate insulating film 31. The first field effect transistor Tr1, when ON state, forms a p-type channel in thechannel region 13. In other words, the first field effect transistor Tr1 is a p-FET. In the first field effect transistor Tr1, the channel is formed along thefirst crystal face 100 a. - The second field effect transistor Tr2 has an n-type source region (fourth region) 21, an n-type drain region (fifth region) 22, and a p-type channel region (sixth region) 23 provided between the
source region 21 and thedrain region 22. Thesource region 21, thedrain region 22, and thechannel region 23 are disposed along thesecond crystal face 100 b - A second gate insulating film (second insulating film) 32 is provided on top of the
channel region 23 and a second gate electrode (second electrode) G2 is provided on top of the secondgate insulating film 32. The second field effect transistor Tr2, when ON state, forms an n-type channel in thechannel region 23. In other words, the second field effect transistor Tr2 is an n-FET. In the first field effect transistor Tr2, the channel is formed along thesecond crystal face 100 b. - In this manner, the
semiconductor device 130 is provided with a p-FET (the first field effect transistor Tr1) where a channel is formed along the (0001) face which is thefirst crystal face 100 a, and is provided with an n-FET (the second field effect transistor Tr2) where a channel is formed along the (11-20) face which is thesecond crystal face 100 b. Disposing transistors having a conductivity type appropriate to the respective crystal face allows a sufficient level of performance to be achieved by the transistors having respective conductivity types in thesemiconductor device 130 in which SiC is used. - In the
semiconductor device 130 according to the embodiment, in addition to a similar effect to that of thesemiconductor device 110 according to the first embodiment, a beneficial effect is achieved in that mass production of a stable semiconductor device is possible because epitaxial growth on the Si face can be more stably performed on the C face. - Next, a method for manufacturing the
semiconductor device 130 will be described. -
FIGS. 7A to 7C schematically illustrate an example of a method for manufacturing the semiconductor device. - Note that the broken line shown in
FIGS. 7A to 7C shows a state prior to removing (etching or the like) thesurface 101 a of theSiC wafer 101. First, anSiC wafer 101 is prepared as illustrated inFIG. 7A . The SiC crystal polymorph of theSiC wafer 101 is 4H. Thesurface 101 a of theSiC wafer 101 is the (0001) face. - Next, p-type impurities are implanted into a portion of the
surface 101 a of theSiC wafer 101 by photolithography and ion implantation processes. By this, a p-type region 101P is formed on theSiC wafer 101. - Next, as illustrated in
FIG. 7B , a p-type crystal layer 102P is formed using, for example, epitaxial growth, by introducing p-type impurities onto thesurface 101 a of theSiC wafer 101. Subsequently, a photolithography process is followed by an etching process to remove a portion of the p-type crystal layer 102P. The thickness of the p-type crystal layer 102P that is removed by the etching process is preferred to be thinner than the overall thickness of the p-type crystal layer 102P. - A side face 102Ps of the p-
type crystal layer 102P that is exposed by the etching process is thesecond crystal face 100 b. Further, a surface 102Pa of the p-type crystal layer 102P that is exposed by the etching process is thefirst crystal face 100 a. The angle created by the side face 102Ps of the p-type crystal layer 102P and the surface 102Pa of the p-type region 102P is not less than 72 degrees and not more than 98 degrees and is preferably close to 90°. In addition, the side face 102Ps of the p-type crystal layer 102P is preferably a face equivalent to the (11-20) face. - Next, n-type impurities are introduced onto the surface 102Pa of the p-
type crystal layer 102P adjacent to the side face 102Ps by photolithography and ion implantation processes. By this, an n-type region 102N is formed. - Next, as illustrated in
FIG. 7C , p-type impurities are introduced onto a portion of the surface of the n-type region 102N by photolithography and ion implantation processes. By this, the p-type source region 11 and the p-type drain region 12 are formed. The area between thesource region 11 and thedrain region 12 is where the n-type channel region 13 resides where p-type impurities have not been introduced. - In addition, n-type impurities are introduced onto a portion of the side face 102Ps of the p-
type crystal layer 102P by photolithography and ion implantation processes. The n-type impurities are introduced, for example, by oblique ion implantation onto the side face 102Ps. By this, an n-type source region 14 and an n-type drain region 15 are formed. The area between thesource region 14 and thedrain region 15 is where the p-type channel region 16 resides where n-type impurities have not been introduced. - After the n-type and p-type impurities have been introduced, a high temperature annealing process is begun to activate the impurities. Subsequent process for gate insulating film deposition, gate electrode deposition, and electrode etching are performed to form the first field effect transistor Tr1 which is a p-FET on the surface of the n-
type region 102N, and to form the second field effect transistor Tr2 which is an n-FET on the side face 102Ps of the p-type crystal layer 102P. Thesemiconductor device 130 is completed after this manner. - In the
semiconductor device 130, a similar circuit configuration to that of thesemiconductor device 110 according to the first embodiment or to that of thesemiconductor device 120 according to the second embodiment may be adopted. In other words, it becomes a CMOS device with the continuity of thedrain region 12 of the first field effect transistor Tr1 with thedrain region 15 of the second field effect transistor Tr2. Further, a power device and a CMOS device may be embedded on thesame SiC wafer 101 by, for example, creating a power MOSFET in a region other than in the region of theSiC wafer 101 where the CMOS device is created. The CMOS device may be used as a drive circuit and the like to control the embedded power device, or it may be used as an integrated circuit that functions on theSiC wafer 101 by configuring arithmetic logic circuit or a high-speed memory circuit or the like. -
FIG. 8 is a schematic view illustrating an example of a configuration of a semiconductor device according to a fourth embodiment. -
FIGS. 9A and 9B are schematic cross-sectional views illustrating examples of a configuration of a semiconductor device according to the fourth embodiment. -
FIG. 9A illustrates a cross-sectional view of the AA plane illustrated inFIG. 8 , andFIG. 9B illustrates a cross-sectional view of the BB plane illustrated inFIG. 8 . - As illustrated in
FIG. 8 , thesemiconductor device 140 according to the fourth embodiment differs in that thefirst crystal face 100 a and thesecond crystal face 100 b are mutually parallel compared to thesemiconductor device 110 according to the first embodiment. - In the
semiconductor device 140, thefirst crystal face 100 a of thesilicon carbide region 100 which is a 4H-SiC is the (000-1) face, and thesecond crystal face 100 b is the (0001) face. Note that thefirst crystal face 100 a may be a face equivalent to the (000-1). Note that thesecond crystal face 100 b may be a face equivalent to (0001). - The
silicon carbide region 100 includes acrystal layer 102 provided on, for example, an SiC wafer (substrate) 101 and anSiC wafer 101. The surface (first face) 101 a of theSiC wafer 101 is either the (11-20) face or the (1-100) face. Thecrystal layer 102 has a plurality of side faces 102 s that are orthogonal to thesurface 101 a of theSiC wafer 101. One of the plurality of side faces 102 s is thefirst crystal face 100 a, and another one is thesecond crystal face 100 b. - As illustrated in
FIGS. 8 and 9B , the first field effect transistor Tr1 has an n-type (first conductivity type in the embodiment) source region (first region) 11, an n-type drain region (second region) 12, a p-type (second conductivity type in the embodiment) channel region (third region) 13 provided between thesource region 11 and thedrain region 12. Here, thesource region 11, thedrain region 12, and thechannel region 13 are disposed along thefirst crystal face 100 a. - A first gate insulating film (first insulating film) 31 is provided on top of the
channel region 13, and a first gate electrode (first electrode) G1 is provided on top of the firstgate insulating film 31. The first field effect transistor Tr1, when ON state, forms an n-type channel in thechannel region 13. In other words, the first field effect transistor Tr1 is an n-FET. In the first field effect transistor Tr1, the channel is formed along thefirst crystal face 100 a. - The second field effect transistor Tr2 has a p-type source region (fourth region) 21, a p-type (second conductivity type) drain region (fifth region) 22, and an n-type channel region (sixth region) 23 provided between the
source region 21 and thedrain region 22. Thesource region 21, thedrain region 22, and thechannel region 23 are disposed along thesecond crystal face 100 b - A second gate insulating film (second insulating film) 32 is provided on top of the
channel region 23, and a second gate electrode (second electrode) G2 is provided on top of the secondgate insulating film 32. The second field effect transistor Tr2, when ON state, forms a p-type channel in thechannel region 23. In other words, the second field effect transistor Tr2 is a p-FET. In the first field effect transistor Tr2, the channel is formed along thesecond crystal face 100 b. - In this manner, in the
semiconductor device 140, the n-FET (the first field effect transistor Tr1) is provided along the (000-1) face which is thefirst crystal face 100 a, and the p-FET (the second field effect transistor Tr2) is provided along (0001) face which is thesecond crystal face 100 b. Disposing transistors having a conductivity type appropriate to the respective crystal face allows a sufficient level of performance to be achieved by the transistors having respective conductivity types in thesemiconductor device 140 in which SiC is used. - As illustrated in
FIG. 9A , in thesemiconductor device 140, the length (thickness) t2 of the n-type channel region 23 in a direction parallel to thesurface 101 a is greater than the length (thickness) t1 of the p-type channel region 13 in a direction parallel to thesurface 101 a. As described above, the p-FET has a carrier mobility that is lower than that of the n-FET. Accordingly, because the length t2 of thechannel region 23 is greater than the length t1 of thechannel region 13 the difference in carrier mobilities between the p-FET and the n-FET can be adjusted. - Further, the first gate electrode G1 is integrally provided with a second gate electrode G2. In other words, the gate electrode G is formed so as to cover the
side face 102 s and the top face 102 a of thecrystal layer 102. Of the gate electrodes G, that opposing thefirst channel region 13 having the firstgate insulating film 31 therebetween is the first gate electrode G1, and that opposing thesecond channel region 23 having the secondgate insulating film 32 therebetween is the second gate electrode G2. - In the
semiconductor device 140 according to the embodiment, transistor characteristics of respective conductivity types can be sufficiently demonstrated by using the relationship between the crystal face of the SiC and the characteristics of an n-FET and a p-FET as described above. By this, the characteristics of thesemiconductor device 110 are improved when providing transistors having different conductivity types when using SiC. - Further, in the
semiconductor device 140, the directions of the respective channel widths of the n-FET and the p-FET are directions that are orthogonal to thesurface 101 a of theSiC wafer 101. Accordingly, the occupied area of the device is reduced compared to when provided along thesurface 101 a of theSiC wafer 101 in the directions of the respective channel widths of the n-FET and the p-FET. - Next, a method for manufacturing the
semiconductor device 140 will be described. - First, an
SiC wafer 101 is prepared as illustrated inFIG. 8 . The SiC crystal polymorph of theSiC wafer 101 is 4H. Thesurface 101 a of theSiC wafer 101 is either the (11-20) face or the (1-100) face. N-type impurities are introduced to theSiC wafer 101. - Next, a portion of the
surface 101 a of theSiC wafer 101 is removed by photolithography and ion implantation processes to form an SiC projection portion 102 t. The projection portion 102 t is equivalent to thecrystal layer 102. The projection portion 102 t is provided in the shape of a fin that extends along thesurface 101 a. Note that in place of forming the projection portion 102 t, thecrystal layer 102 may be formed using, for example, epitaxial growth, by introducing an n-type impurities onto thesurface 101 a of theSiC wafer 101. One of the plurality of side faces of the projection portion 102 t is thefirst crystal face 100 a, and another two are the second crystal faces 100 b. - Next, after photolithography has completed, n-type impurities are introduced onto a portion of the
first crystal face 100 a by ion implantation having an oblique incidence angle. By this, the n-type source region 11 and the n-type drain region 12 are formed. The area between thesource region 11 and thedrain region 12 is where the p-type channel region 13 resides where n-type impurities have not been introduced. - Next, n-type impurities are introduced onto a portion of the
first crystal face 100 a by ion implantation having an oblique incidence angle. By this, the p-type source region 21 and the p-type drain region 22 are formed. The area between thesource region 21 and thedrain region 22 is where the n-type channel region 23 resides where p-type impurities have not been introduced. - After the n-type and p-type impurities have been introduced, a high temperature annealing process is performed to activate the impurities.
- Next, after depositing an SiN layer thicker than the height of the fin shaped projection portion 102 t on the entire surface of the
SiC wafer 101 using, for example, a chemical vapor deposition (CVD) method, the SiN layer is polished by a chemical mechanical polishing (CMP) process to expose the top portion of the fin shaped projection portion 102 t. - Next, an SiO2 film is formed on the top portion of the projection portion 102 t exposed by a thermal oxidation process. Subsequently, the SiN layer is selectively removed chemically. By this, an insulating
film 26 of SiO2 is provided on the top portion of the projection portion 102 t. The insulatingfilm 26 functions to provide element isolation between the first field effect transistor Tr1 and the second field effect transistor Tr2. - Subsequent processes for gate insulating film deposition, gate electrode deposition, and electrode etching are performed to form the gate electrodes G. By this, the first field effect transistor Tr1, which is an n-FET, is provided on the
first crystal face 100 a which is oneside face 102 s of the projection portion 102 t, and the second field effect transistor Tr2, which is a p-FET, is provided on thesecond crystal face 100 b which is anotherside face 102 s of the projection portion 102 t. Thesemiconductor device 140 is completed after this manner. - The
semiconductor device 140 becomes a CMOS device with the continuity of thedrain region 12 of the first field effect transistor Tr1 with thedrain region 15 of the second field effect transistor Tr2. Further, a power device and a CMOS device may be embedded on thesame SiC wafer 101 by, for example, creating a power MOSFET in a region other than in the region of theSiC wafer 101 where the CMOS device is created. The CMOS device may be used as a drive circuit and the like to control the embedded power device, or it may be used as an integrated circuit that functions on theSiC wafer 101 by configuring an arithmetic logic circuit or a high-speed memory circuit or the like. - As described above, the semiconductor device according to the embodiment can improve the switching characteristics of a semiconductor device in which SiC is used.
- Note also that although embodiments and variations have been described above, the invention is not limited to these. For example, configurations of the above described embodiments or variations which have been added to, removed from, or changed in design in a way that could be easily arrived at by a person skilled in the art, and any appropriate combination of the characteristics of the embodiments is to be construed as being within the scope of the invention.
- In addition, although a MOSFET was used as an example of the transistor in the embodiment, it also can be applied to a bipolar transistor. Further, in addition to transistors, it can also be applied to diodes. Furthermore, although transistors having appropriate conductivity types for the
first crystal face 100 a and thesecond crystal face 100 b, respectively, are provided in thesemiconductor devices - While certain embodiments have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the inventions. Indeed, the novel embodiments described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the embodiments described herein may be made without departing from the spirit of the inventions. The accompanying claims and their equivalents are intended to cover such forms or modifications as would fall within the scope and spirit of the invention.
Claims (17)
1. (canceled)
2. A semiconductor device comprising:
a first transistor including a first region of a first conductivity type, a second region of the first conductivity type and a third region of a second conductivity type, the first region being disposed along a first crystal face of a silicon carbide region, the silicon carbide region having the first crystal face and a second crystal face having a different plane orientation from the plane orientation of the first crystal face, the second region being disposed along the first crystal face, and the third region being provided between the first region and the second region, the third region being disposed along the first crystal face; and
a second transistor including a fourth region of the second conductivity type, a fifth region of the second conductivity type and a sixth region of the first conductivity type, the fourth region being disposed along the second crystal face of the silicon carbide region, the fifth region being disposed along the second crystal face, and the sixth region being provided between the fourth region and the fifth region, the sixth region being disposed along the second crystal face,
wherein
the first crystal face is orthogonal to the second crystal face,
the first crystal face is a (000-1) face.
the first conductivity type is n-type, and
the second conductivity type is p-type.
3. A semiconductor device comprising:
a first transistor including a first region of a first conductivity type, a second region of the first conductivity type and a third region of a second conductivity type, the first region being disposed along a first crystal face of a silicon carbide region, the silicon carbide region having the first crystal face and a second crystal face having a different plane orientation from the plane orientation of the first crystal face, the second region being disposed along the first crystal face, and the third region being provided between the first region and the second region, the third region being disposed along the first crystal face; and
a second transistor including a fourth region of the second conductivity type, a fifth region of the second conductivity type and a sixth region of the first conductivity type, the fourth region being disposed along the second crystal face of the silicon carbide region, the fifth region being disposed along the second crystal face, and the sixth region being provided between the fourth region and the fifth region, the sixth region being disposed along the second crystal face,
wherein
the first crystal face is a (0001) face,
the first conductivity type is n-type, and
the second conductivity type is p-type.
4. A semiconductor device comprising:
a first transistor including a first region of a first conductivity type, a second region of the first conductivity type and a third region of a second conductivity type, the first region being disposed along a first crystal face of a silicon carbide region, the silicon carbide region having the first crystal face and a second crystal face having a different plane orientation from the plane orientation of the first crystal face, the second region being disposed along the first crystal face, and the third region being provided between the first region and the second region, the third region being disposed along the first crystal face; and
a second transistor including a fourth region of the second conductivity type, a fifth region of the second conductivity type and a sixth region of the first conductivity type, the fourth region being disposed along the second crystal face of the silicon carbide region, the fifth region being disposed along the second crystal face, and the sixth region being provided between the fourth region and the fifth region, the sixth region being disposed along the second crystal face,
wherein
the first crystal face is a (0001) face,
the first conductivity type is p-type, and
the second conductivity type is n-type.
5. A semiconductor device comprising:
a first transistor including a first region of a first conductivity type, a second region of the first conductivity type and a third region of a second conductivity type, the first region being disposed along a first crystal face of a silicon carbide region, the silicon carbide region having the first crystal face and a second crystal face having a different plane orientation from the plane orientation of the first crystal face, the second region being disposed along the first crystal face, and the third region being provided between the first region and the second region, the third region being disposed along the first crystal face; and
a second transistor including a fourth region of the second conductivity type, a fifth region of the second conductivity type and a sixth region of the first conductivity type, the fourth region being disposed along the second crystal face of the silicon carbide region, the fifth region being disposed along the second crystal face, and the sixth region being provided between the fourth region and the fifth region, the sixth region being disposed along the second crystal face,
wherein
the first crystal face is a (0001) face,
the second crystal face is a (11-20) face.
6. The semiconductor device according to claim 2 , wherein
the first transistor includes a first insulating film provided on the third region and a first electrode provided on the first insulating film, and
the second transistor includes a second insulating film provided on the sixth region and a second electrode provided on the second insulating film.
7. The semiconductor device according to claim 2 , wherein the second region has continuity with the fifth region.
8. The semiconductor device according to claim 2 , wherein a crystal polymorph of the silicon carbide region is 4H.
9. The semiconductor device according to claim 3 , wherein
the first transistor includes a first insulating film provided on the third region and a first electrode provided on the first insulating film, and
the second transistor includes a second insulating film provided on the sixth region and a second electrode provided on the second insulating film.
10. The semiconductor device according to claim 3 , wherein the second region has continuity with the fifth region.
11. The semiconductor device according to claim 3 , wherein a crystal polymorph of the silicon carbide region is 4H.
12. The semiconductor device according to claim 4 , wherein
the first transistor includes a first insulating film provided on the third region and a first electrode provided on the first insulating film, and
the second transistor includes a second insulating film provided on the sixth region and a second electrode provided on the second insulating film.
13. The semiconductor device according to claim 4 , wherein the second region has continuity with the fifth region.
14. The semiconductor device according to claim 4 , wherein a crystal polymorph of the silicon carbide region is 4H.
15. The semiconductor device according to claim 5 , wherein
the first transistor includes a first insulating film provided on the third region and a first electrode provided on the first insulating film, and
the second transistor includes a second insulating film provided on the sixth region and a second electrode provided on the second insulating film.
16. The semiconductor device according to claim 5 , wherein the second region has continuity with the fifth region.
17. The semiconductor device according to claim 5 , wherein a crystal polymorph of the silicon carbide region is 4H.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/551,535 US20150076523A1 (en) | 2012-07-31 | 2014-11-24 | Semiconductor device |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2012170280A JP5612035B2 (en) | 2012-07-31 | 2012-07-31 | Semiconductor device |
JP2012-170280 | 2012-07-31 | ||
US13/782,318 US9018636B2 (en) | 2012-07-31 | 2013-03-01 | Semiconductor device having a plurality of transistors with different crystal face |
US14/551,535 US20150076523A1 (en) | 2012-07-31 | 2014-11-24 | Semiconductor device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/782,318 Division US9018636B2 (en) | 2012-07-31 | 2013-03-01 | Semiconductor device having a plurality of transistors with different crystal face |
Publications (1)
Publication Number | Publication Date |
---|---|
US20150076523A1 true US20150076523A1 (en) | 2015-03-19 |
Family
ID=50024605
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/782,318 Active 2033-04-02 US9018636B2 (en) | 2012-07-31 | 2013-03-01 | Semiconductor device having a plurality of transistors with different crystal face |
US14/551,535 Abandoned US20150076523A1 (en) | 2012-07-31 | 2014-11-24 | Semiconductor device |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/782,318 Active 2033-04-02 US9018636B2 (en) | 2012-07-31 | 2013-03-01 | Semiconductor device having a plurality of transistors with different crystal face |
Country Status (2)
Country | Link |
---|---|
US (2) | US9018636B2 (en) |
JP (1) | JP5612035B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2016179113A1 (en) * | 2015-05-07 | 2016-11-10 | Finscale Inc. | Super-thin channel transistor structure, fabrication, and applications |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6230455B2 (en) | 2014-03-19 | 2017-11-15 | 株式会社東芝 | Semiconductor device |
US10419197B2 (en) * | 2017-04-27 | 2019-09-17 | Qualcomm Incorporated | Sharing of long-term evolution (LTE) uplink spectrum |
JP6889048B2 (en) * | 2017-06-30 | 2021-06-18 | 株式会社日立製作所 | Silicon carbide semiconductor device and its manufacturing method |
US11028883B2 (en) | 2017-11-13 | 2021-06-08 | Arctic Cat Inc. | Off-road recreational vehicle |
JP2023163870A (en) * | 2022-04-28 | 2023-11-10 | 国立研究開発法人産業技術総合研究所 | Semiconductor device |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060063320A1 (en) * | 2004-09-23 | 2006-03-23 | Freescale Semiconductor, Inc. | Semiconductor process with first transistor types oriented in a first plane and second transistor types oriented in a second plane |
US8106459B2 (en) * | 2008-05-06 | 2012-01-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFETs having dielectric punch-through stoppers |
US20140106523A1 (en) * | 2012-10-12 | 2014-04-17 | Viktor Koldiaev | Vertical Super-Thin Body Semiconductor on Dielectric Wall Devices and Methods of Their Fabrication |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2910573B2 (en) * | 1993-09-10 | 1999-06-23 | 株式会社日立製作所 | Field effect transistor and method of manufacturing the same |
JP4185215B2 (en) * | 1999-05-07 | 2008-11-26 | 弘之 松波 | SiC wafer, SiC semiconductor device, and method of manufacturing SiC wafer |
US7880173B2 (en) * | 2002-06-28 | 2011-02-01 | National Institute Of Advanced Industrial Science And Technology | Semiconductor device and method of manufacturing same |
US7319258B2 (en) * | 2003-10-31 | 2008-01-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor-on-insulator chip with<100>-oriented transistors |
JP4691989B2 (en) | 2004-01-27 | 2011-06-01 | 富士電機システムズ株式会社 | Method for manufacturing silicon carbide semiconductor device |
US7180134B2 (en) * | 2004-01-30 | 2007-02-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods and structures for planar and multiple-gate transistors formed on SOI |
TWI263328B (en) * | 2005-01-04 | 2006-10-01 | Samsung Electronics Co Ltd | Semiconductor devices having faceted channels and methods of fabricating such devices |
US7615806B2 (en) * | 2005-10-31 | 2009-11-10 | Freescale Semiconductor, Inc. | Method for forming a semiconductor structure and structure thereof |
US7575975B2 (en) * | 2005-10-31 | 2009-08-18 | Freescale Semiconductor, Inc. | Method for forming a planar and vertical semiconductor structure having a strained semiconductor layer |
US7803670B2 (en) * | 2006-07-20 | 2010-09-28 | Freescale Semiconductor, Inc. | Twisted dual-substrate orientation (DSO) substrates |
US8395216B2 (en) * | 2009-10-16 | 2013-03-12 | Texas Instruments Incorporated | Method for using hybrid orientation technology (HOT) in conjunction with selective epitaxy to form semiconductor devices with regions of different electron and hole mobilities and related apparatus |
-
2012
- 2012-07-31 JP JP2012170280A patent/JP5612035B2/en not_active Expired - Fee Related
-
2013
- 2013-03-01 US US13/782,318 patent/US9018636B2/en active Active
-
2014
- 2014-11-24 US US14/551,535 patent/US20150076523A1/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060063320A1 (en) * | 2004-09-23 | 2006-03-23 | Freescale Semiconductor, Inc. | Semiconductor process with first transistor types oriented in a first plane and second transistor types oriented in a second plane |
US8106459B2 (en) * | 2008-05-06 | 2012-01-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFETs having dielectric punch-through stoppers |
US20140106523A1 (en) * | 2012-10-12 | 2014-04-17 | Viktor Koldiaev | Vertical Super-Thin Body Semiconductor on Dielectric Wall Devices and Methods of Their Fabrication |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2016179113A1 (en) * | 2015-05-07 | 2016-11-10 | Finscale Inc. | Super-thin channel transistor structure, fabrication, and applications |
Also Published As
Publication number | Publication date |
---|---|
JP2014029951A (en) | 2014-02-13 |
US20140034964A1 (en) | 2014-02-06 |
JP5612035B2 (en) | 2014-10-22 |
US9018636B2 (en) | 2015-04-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20150076523A1 (en) | Semiconductor device | |
US20170323886A1 (en) | Method of manufacturing semiconductor device | |
US9136336B2 (en) | Inverter logic devices including graphene field effect transistor having tunable barrier | |
JP2020181991A (en) | Conductor insulator semiconductor field effect transistor | |
JP2014063929A (en) | Semiconductor device and manufacturing method of the same | |
KR20150093117A (en) | Semiconductor device | |
US20150236153A1 (en) | Vertical Tunneling Field-Effect Transistor Cell with Coaxially Arranged Gate Contacts and Drain Contacts | |
US8686437B2 (en) | DIMOSFET SiC semiconductor device | |
US9825121B2 (en) | Semiconductor device | |
JP2014038898A (en) | Semiconductor device | |
US9373624B1 (en) | FinFET devices including epitaxially grown device isolation regions, and a method of manufacturing same | |
JP2015177016A (en) | semiconductor device | |
TWI503893B (en) | Semiconductor structure and fabrication method thereof | |
US10205018B1 (en) | Planar double gate semiconductor device | |
JP2013191760A (en) | Semiconductor device | |
JP4948784B2 (en) | Semiconductor device and manufacturing method thereof | |
TW201633543A (en) | N-channel gallium nitride transistors | |
US9041056B2 (en) | Semiconductor device and method of manufacturing same | |
JP2016195226A (en) | Semiconductor device | |
US20150001630A1 (en) | Structure and methods of fabricating y-shaped dmos finfet | |
US20150060883A1 (en) | Semiconductor device and method for manufacturing the same | |
US9899490B2 (en) | Semiconductor structure with changeable gate length and method for forming the same | |
TWI705571B (en) | Semiconductor device and manufacturing method thereof | |
WO2015076020A1 (en) | Semiconductor device | |
JP5322169B2 (en) | Inverter circuit and logic gate circuit using silicon carbide insulated gate field effect transistor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE |